When you short a bus/NetGroup to a bus/NetGroup, the short will result in:
- a resultant object (bus or NetGroup)
- a winning bus
- the flat nets generated from the short
- the associated NetGroup definition (in case a NetGroup is involved in the short)
This table describes scenarios that you encounter when you short together NetGroups and buses in a Capture design. The table is followed by one example for each of the described scenarios.
Short |
Generated Object (Bus or NetGroup) |
Winning Bus |
Generated Flat Nets |
Defintion |
Bus & Bus |
Bus |
Higher width bus |
Follow lexicographic order |
NA |
EXAMPLE |
|
|
|
|
|
B[0..5] |
B[0..5] |
A0 A1 A2 A3 B4 B5 |
NA |
NetGroup & NetGroup - physical short |
NetGroup |
Higher width NetGroup |
Winning Bus defines flat nets |
associated NetGroup definition should match winning bus |
EXAMPLE |
|
|
|
|
|
S[0..5] |
S[0..5] |
S.JTAG0, S.JTAG1, S.JTAG2, S.JTAG3, S.JTAG4, S.JTAG5 |
S[0..5] |
NetGroup & NetGroup - logical short |
NetGroup |
Higher width NetGroup |
Winning Bus defines flat nets |
associated NetGroup definition should match winning bus |
EXAMPLE |
|
|
|
|
|
S[0..5] |
S[0..5] |
S.JTAG0, S.JTAG1, S.JTAG2, S.JTAG3, S.JTAG4, S.JTAG5 |
S[0..5] |
In the case of a logical (named) connection:
|
|
|
|
|
NetGroup & NetGroup |
NetGroup |
Lexicographically smaller NetGroup |
Winning Bus defines flat nets |
associated NetGroup definition should match winning bus |
EXAMPLE |
|
|
|
|
NetGroup & NetGroup - logical short |
NetGroup |
Lexicographically smaller NetGroup |
Winning Bus defines flat nets |
associated NetGroup definition should match winning bus |
EXAMPLE |
|
|
|
|
In the case of a logical (named) connection, if the aliases names of both the NetGroups is the same, only then will the two NetGroups be shorted together. |
|
|
|
|
|
B[0..2] |
B[0..2] |
B.B0,B.B1 and B.B2 |
B[0..2] |
Bus & NetGroup |
NetGroup |
NetGroup |
Winning Bus defines flat nets |
associated NetGroup definition should match winning bus |
EXAMPLE |
|
|
|
|
|
S[0..5] |
S[0..5] |
S.JTAG0, S.JTAG1, S.JTAG2, S.JTAG3, S.JTAG4, S.JTAG5 |
S[0..5] |
Bus & NetGroup |
Hybrid Bus (Bus+NetGroup) |
Higher width NetGroup |
Winning Bus defines flat nets |
associated NetGroup definition should match winning bus |
EXAMPLE |
|
|
|
|
|
B[0..5] |
B[0..5] |
B.JTAG0, B.JTAG1, B.JTAG2, B3, B4 and B5 |
S[0..2] |
Bus & NetGroup |
NetGroup |
NetGroup |
Winning Bus defines flat nets |
associated NetGroup definition should match winning bus |
EXAMPLE |
|
|
|
|
|
S[0..5] |
S[0..5] |
S.JTAG0, S.JTAG1, S.JTAG2 |
S[0..5] |
NetGroup wire & NetGroup OPC/GLOBAL/PORT |
NetGroup |
NetGroup OPC/GLOBAL/PORT |
Winning Bus defines |
associated NetGroup definition should match winning bus |
EXAMPLE |
|
|
|
|
|
B[0..2] |
B[0..2] |
B.B0, B.B1, S.JTAG2, S.JTAG3, S.JTAG4, S.JTAG5 |
B[0..2] |
Bus & NetGroup OPC/GLOBAL/PORT |
NetGroup |
NetGroup OPC/GLOBAL/PORT |
Winning Bus defines |
associated NetGroup definition should match winning bus |
EXAMPLE |
|
|
|
|
|
S[0..5] |
S[0..5] |
S.JTAG0, S.JTAG1, S.JTAG2, S.JTAG3, S.JTAG4, S.JTAG5 |
S[0..5] |
Bus & NetGroup OPC/GLOBAL/PORT |
NetGroup |
NetGroup OPC/GLOBAL/PORT |
Winning Bus defines |
associated NetGroup definition should match winning bus |
EXAMPLE |
|
|
|
|
|
S[0..2] |
S[0..2] |
S.JTAG0, S.JTAG1, S.JTAG2, B3,B4,B5 |
S[0..2] |
NetGroup wire and Bus OPC/GLOBAL/PORT |
Bus |
Bus OPC/GLOBAL/PORT |
Winning Bus defines |
associated NetGroup definition should match winning bus |
EXAMPLE |
|
|
|
|
|
S[0..2] |
S[0..2] |
B0,B1, B2, S.JTAG3, S.JTAG4, S.JTAG5 |
S[0..5] |
NetGroup wire and Bus OPC/GLOBAL/PORT |
Bus |
Bus OPC/GLOBAL/PORT |
Winning Bus defines |
associated NetGroup definition should match winning bus |
EXAMPLE |
|
|
|
|
|
B[0..5] |
B[0..5] |
B0,B1, B2, B3,B4,B5 |
S[0..2] |
NetGroup wire and NetGroup connector |
NetGroup |
NetGroup connector |
Winning Bus defines |
associated NetGroup definition should match winning bus |
NetGroup connector and NetGroup connector |
NetGroup |
Lexicographically smaller NetGroup connector |
Winning Bus defines |
associated NetGroup definition should match winning bus |