ISAC: new IR 2053 and active IR list.

I'm including the active IR list, because there has been a lot of
activity, and you
might have missed something.
Send me email about any missing IRs.

Chuck Swart

-------------BEGINNING OF IR----------------

VHDL Issue Number: 2053

Language_Version: VHDL-2002
Classification: Language Definition Problem
Summary: Minor Typos in VHDL 2002 part 2
Relevant_LRM_Sections:
Related_Issues:
Key_Words_and_Phrases:
Authors_Name: Chuck Swart
Authors_Phone_Number: 503.685.0846
Authors_Fax_Number: 503.685.0921
Authors_Email_Address: cswart@model.com
Authors_Affiliation: Model Technology
Authors_Address1: 8005 SW Boeckman Road
Authors_Address2: Wilsonville, OR 97070
Authors_Address3:

Current Status: Submitted

Superseded By:

------------------------
Date Submitted: 17 December 2004
Date Analyzed:
Author of Analysis:
Revision Number: 0
Date Last Revised:

Description of Problem
----------------------

     This is a repository for minor typos in the VHDL-2002 LRM. part 2.

1. Bleeding of VHDL-AMS into 1076

   Section 3 Types

   "The name of a class of types is used in this standard as a
   qualifier for objects and values that have a type or nature of the
   class considered."

Comment: The "or nature" is incorrect

Proposed Resolution
-------------------

VASG-ISAC Analysis & Rationale
------------------------------
TBD

VASG-ISAC Recommendation for IEEE Std 1076-2002
-----------------------------------------------
TBD

VASG-ISAC Recommendation for Future Revisions
---------------------------------------------
TBD

-------------END OF IR----------------

Active IRs:

No Status Responsible Description Notes
Summary
2004 Analyzed Chuck Definition of SLA doesn't make sense
2013 Analyzed Chuck Exact subtype "matching" for port associations
2015 Analyzed Peter Generics should be able to incorporate other generics
2018 Analyzed Peter Variable IN parameter should be no different than constant
2019 Analyzed Peter Reading outputs from within architecture
2020 Analyzed Peter keyword REPORT is over-used
2021 Analyzed Peter Dynamic hardware construct
2022 Analyzed Chuck Elements of constant composite to be locally static
2023 Analyzed Peter Add predefined array types for integer, boolean, real and time
2024 Analyzed Peter VHDL needs encryption support
2025 Analyzed Peter "Generate" for sequential code
2026 Analyzed Peter Upward propagating parameters
2028 Analyzed Peter Clarify simulation cycle.
2038 Submitted Minor semantic errors
2040 Analyzed Ajay Problems with OTHERS in aggregates
2041 Analyzed Chuck Association of members is too restricted
2042 Analyzed Peter Architecture as a block causes problems
2043 Submitted Deepak? Numeric VALUE attribute parameter can't have sign
2044 Analyzed Chuck Deprecation of linkage ports affects boundary scan description language
2048 Submitted Miscellaneous errors
2049 Submitted Circular definition of an event on a signal
2050 Submitted Definition of S'Last_Value was apparently broken in 1993
2051 Submitted path_name and instance_name do not allow for protected types
2052 Submitted path_name and instance_name don't deal with operator symbols
2053 Submitted Minor Typos in VHDL 2002 part 2

Recent Inactive IRs
1044 ISAC-Approved Definition of 'HIGH and 'LOW in a null range
2000 ISAC-Approved Where may/must deferred constant declaration appear
2001 ISAC-Approved Resize not working in numeric_std.vhd (1076.3
2002 ISAC-Approved Resize(R.2) function in numeric_std.vhd does improper array length check
2003 Forwarded Specification of multi-cycle paths
2005 Duplicate sla operator behavior does not match typical hardware behavior
2006 Forwarded "else" in "if generate"?
2007 Forwarded VHDL needs to be enhanced to allow the modeling of switches.
2008 ISAC-Approved Source value of undriven, non-sourced INOUT, OUT or BUFFER port
2009 Forwarded New std package, containing compiler and target identification information
2010 ISAC-Approved The description of type/subtype relationship could be better
2011 Forwarded A package body should be able to consist of several files
2012 Forwarded VHDL lacks inherent statements to describe the most basic hardware design equations
2014 Forwarded Allowance of the keyword "all" in place of a sensitivity list is desirable
2016 Duplicate Allowance of the keyword "all" in place of a sensitivity list is desirable
2017 Duplicate Generics should be able to incorporate other generics
2027 Forwarded When loop index is static, drivers are created for each element of array
2029 ISAC-Approved Non-relevant words and paragraph.
2030 ISAC-Approved What signature does a method have
2031 ISAC-Approved "mod" function needed for TIME
2032 ISAC-Approved Function "now" is not pure
2033 Forwarded Incremental operator and auto subtype boundary wrap
2034 Forwarded Introduce history attribute on signals to auto infer registers
2035 Forwarded new function "stages" automates pipelining
2036 ISAC-Approved protected_type_declarative_item includes subprogram_specification
2037 ISAC-Approved Typo wrt now in the index
2039 ISAC-Approved Minor typos
2045 ISAC-Approved Add the ability to comment an entire block of code
2046 Forwarded Type independent ports and subprogram parameters
2047 ISAC-Approved Backslash in extended identifiers
Received on Fri Dec 17 10:54:38 2004