Re: ISAC: Vote on IR2128 and review IR2126

From: Jim Lewis <Jim_at_.....>
Date: Wed Feb 20 2008 - 17:52:11 PST
Peter
> By tabling the IR, we would miss the opportunity to correct the oversight of
> not including generate declarative regions as places where a variable must
> be shared. Can we divide the question?
Yes we should fix that.

WRT splitting vs consolidating the sequential_declarative_part, I am for
the one that takes less time to finish.

Jim


-- 
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Jim Lewis
Director of Training             mailto:Jim@SynthWorks.com
SynthWorks Design Inc.           http://www.SynthWorks.com
1-503-590-4787

Expert VHDL Training for Hardware Design and Verification
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.
Received on Wed Feb 20 17:52:47 2008

This archive was generated by hypermail 2.1.8 : Wed Feb 20 2008 - 17:52:47 PST