Subject: Re: When is Cycle Stamp 0?
From: Stickley, John (john_stickley@mentorg.com)
Date: Fri Feb 27 2004 - 08:59:20 PST
Per,
Bojsen, Per wrote:
> Hi John,
>
> > Right now we're starting it after ureset.
>
> I believe we are doing the same (have to check again
> though).
>
> > Is there a reason you can see to do otherwise ?
>
> No, not really, I just wanted to confirm my understanding.
> My understanding has been proven wrong before which is why
> I am extra cautious :-)
>
> > I do agree that we should be specific about this for
> > consistency among implementations.
>
> Agreed.
>
> So, as you understand the standard, the cycle stamp should
> be 0 while ureset is asserted and it should become 1 at the
> first 1/1 cclock rising edge after ureset is deasserted?
johnS:
That is correct.
>
> Per
>
-- johnS
This email may contain material that is confidential, privileged
and/or attorney work product for the sole use of the intended
recipient. Any review, reliance or distribution by others or
forwarding without express permission /\
is strictly prohibited. If you are /\ | \
not the intended recipient please | \ / |
contact the sender and delete / \ \
all copies. /\_/ K2 \_ \_
______________________________/\/ \ \
John Stickley \ \ \
Principal Engineer \ \________________
Mentor Graphics - MED \_
17 E. Cedar Place \ john_stickley@mentor.com
Ramsey, NJ 07446 \ Phone: (201) 818-2585
________________________________________________________________
This archive was generated by hypermail 2b28 : Fri Feb 27 2004 - 09:04:01 PST