unsigned int, integer in verilog

John,

Per our discussion near the end of the call today...

I noodled around with the issue that I (thought) was an issue.
As you suggested, type coercion within verilog will handle the
situation I was thinking about.

So, no issue wrt the integer and unsigned mappings proposed.

Matt