(10) Annex D: -upcase issues with disciplines.vams file
There is also a clash between the nature "Force" and the Verilog keyword "force" when doing -UPCASE. In addition each nature
like Voltage is case sensitive (note uppercase "V") which when used in -upcase cannot work unless we define something else.
Recommendation: Leave as is but provide a warning to the users about these conflicts.