(34) Annex E. If a SPICE master has the same name as a Verilog master, which matches or is it an error? Recommendation: Thoughts? Do we allow overriding of analog primitives? Will the LRM force a specific implementation?