Verilog-AMS Committee Meeting Reminder - 10 Nov 2006 (DIFFERENT TIME!)

 Hi all, 

Date & Time: 10th Nov 2006, 3:00-4:00pm Pacific

Call-In Details:
   USA Toll Free Number: 877-346-8823
   USA Toll Number: +1-203-320-0407 (for intl)
   Participant Passcode: 602538

We momentarily spoke about a new time slot for the weekly telephone 
conference. Although we had few people on the call last week, it was 
proposed to move back to the old time this week, and to try to find a good 
common time by then. So the call time for this week will be: 

03:00 PM Pacific   (Thursday) 
06:00 PM Eastern   (Thursday) 
03:30 AM India     (Friday) 
09:30 AM Adelaide  (Friday) 
12:00 PM Amsterdam (Thursday) 
01:00 AM Athens    (Friday) 

Agenda:
    * Review of section 7 "Hierarchical Structures" , continuing with 
section 7.5.2.
    * Status of upcoming review work (what's next) 
    * Reconsideration of meeting time 

    No update of the section 7 document has been posted - that will be 
done after the first
    round of review is finished.
    The current document has been uploaded to the public document section 
of the Verilog-AMS
    website.
    http://www.eda.org/verilog-ams/htmlpages/public-docs/merged_hier.pdf

Thanks,
Marq


Marq Kole
Competence Leader Robust Design

Research
NXP Semiconductors