I think this is legal in SystemVerilog. > Digital explicitly disallows me to declare a string parameter as: > parameter string myParam = "abc"; ShalomReceived on Thu Nov 16 02:14:09 2006
This archive was generated by hypermail 2.1.8 : Thu Nov 16 2006 - 02:14:18 PST