IEEE std on Verilog AMS

From: Joginder Singh <joginder.singh_at_.....>
Date: Fri Dec 07 2007 - 04:55:47 PST
Hi All,

I understand there is significant effort going on for statndardization
Verilog AMS. And it is in use in design projects. I am curious to know
as to how soon will we have an IEEE standard
finalized/approved/published. Could someone from standardization
committee please throw some light on this?

Other things I would appreciate knowing are how good is the support by
existing simulators and its popularity among analog/ams designers.
Well, that is a wider question but it always has made me curious.
-- 
Regards,
Joginder.

-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.
Received on Fri Dec 7 04:56:04 2007

This archive was generated by hypermail 2.1.8 : Fri Dec 07 2007 - 04:56:12 PST