Re: Verilog-AMS Committee Meeting - 25 Jan 2008

I have uploaded the document that Martin sent last week to the website.

http://www.eda-stds.org/verilog-ams/htmlpages/public-docs/merged_sync_impact_v3.pdf

I believe this is the document that we will review in tonights call.

Dave

Marq Kole wrote:
> Hi All,
> 
> Because of illness, Sri asked me to chair tomorrow's Verilog-AMS 
> standardization conference call.
> 
> Date & Time: 25 January 2008
> 
> Call-In Details:
> USA Toll Free: 877-346-8823
> USA Toll: +1-203-320-0407
> Passcode: 602538
> 
> Call times:
> 09:00 PM Pacific   (Thursday)
> 11:00 PM Central   (Thursday)
> Midnight Eastern
> 06:00 AM Eindhoven (Friday)
> 10:30 AM India     (Friday)
> 03:30 PM Adelaide  (Friday)
> 
> 
> Agenda:
> * Hierarchical (Clause 6.6.1)
> * Martin's changes to analog initial block.
> * Continuation of review of Draft 2 (if time allows)
> 
> Cheers,
> Marq
> 
> -- 
> This message has been scanned for viruses and
> dangerous content by *_MailScanner_* <http://www.mailscanner.info/>*_, 
> and is
> believed to be clean.
> -- 
> This message has been scanned for viruses and
> dangerous content by *MailScanner* <http://www.mailscanner.info/>, and is
> believed to be clean. _*
> 

-- 
=====================================
-- David Miller
-- Design Technology (Austin)
-- Freescale Semiconductor
-- Ph : 512 996-7377 Fax: x7755
=====================================

-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.