RE: UDF description

I did receive it, on October 15.

Shalom 

> -----Original Message-----
> From: owner-verilog-ams@server.eda.org 
> [mailto:owner-verilog-ams@server.eda.org] On Behalf Of Paul Floyd
> Sent: Tuesday, November 10, 2009 3:36 PM
> To: Verilog-AMS LRM Committee
> Subject: UDF description
> 
> Hi
> 
> I sent this a while back, but never received it from the listserver.
> 
> The LRM 2.3.1 has this to say about UDFs.
> 
> An analog user defined function:
> ...
> - shall have at least one input declared; the block item declaration
> shall declare the type of the inputs
> (whether they are input, output, inout)
> 
> This doesn't seem to be clear English to me, implying that an UDF can
> have an "input" that is an "output". Unless I've 
> misunderstood, wouldn't
> 
> - shall have at least one formal argument declared; the block item
> declaration shall declare the type of the formal arguments
> (whether they are input, output, inout).
> 
> be clearer? (Assuming that "formal argument" doesn't need defining).
> 
> Regards
> Paul Floyd
> -- 
> Dr Paul Floyd
> Mentor Graphics Corporation
> 
> 
> -- 
> This message has been scanned for viruses and
> dangerous content by MailScanner, and is
> believed to be clean.
> 
> 
---------------------------------------------------------------------
Intel Israel (74) Limited

This e-mail and any attachments may contain confidential material for
the sole use of the intended recipient(s). Any review or distribution
by others is strictly prohibited. If you are not the intended
recipient, please contact the sender and delete all copies.


-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.