RE: UDF description

But a function can reference any variables that are visible within its scope without passing them as arguments. It can even contain hierarchical references. 

Example:

module m;
reg r;
function f(output o);
o = r;
endfunction
endmodule

Shalom

> -----Original Message-----
> From: owner-verilog-ams@server.eda.org 
> [mailto:owner-verilog-ams@server.eda.org] On Behalf Of Marq Kole
> Sent: Monday, November 16, 2009 10:50 AM
> To: verilog-ams@server.eda.org
> Subject: RE: UDF description
> 
> Hi Xavier,
> 
> Without an input argument you could still perform extra 
> calculations on the outputs of any of the system functions or 
> perform some generic output to the log-file. Syntactically it 
> will look like a variable or a parameter, though.
> 
> Cheers,
> Marq
> 
> 
> -----Original Message-----
> From: owner-verilog-ams@server.eda.org 
> [mailto:owner-verilog-ams@server.eda.org] On Behalf Of Xavier Bestel
> Sent: Monday 16 November 2009 9:38
> To: Bresticker, Shalom
> Cc: David Miller; Paul Floyd; Verilog-AMS LRM Committee
> Subject: RE: UDF description
> 
> Just out of curiosity, can a function with only output arguments be
> something else than a constant ?
> 
> 	Xav
---------------------------------------------------------------------
Intel Israel (74) Limited

This e-mail and any attachments may contain confidential material for
the sole use of the intended recipient(s). Any review or distribution
by others is strictly prohibited. If you are not the intended
recipient, please contact the sender and delete all copies.


-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.