|
The CS61881 contains eight analog front ends that each provide the line interface for E1 transmission systems. The device contains eight receivers and transmitters supporting a 2.048 Mbps data rate compliant to ITU G.703. This device is commonly used with external circuitry that supplies data encoding/decoding, clock recovery, and jitter attenuation. The CS61881 makes use of ultra-low power, matched impedance transmitters with controls for independent power down and tristate that reduce power beyond that achieved by traditional driver designs. By achieving a more precise line match, this technique also provides superior return loss characteristics, exceeding ETS 300 166. The internal line matching circuitry reduces the external component count and eliminates the need to change components to support both 75 and 120 watt lines. The receiver has a high noise margin, providing reliable data recovery even with cable attenuation of over 12 dB. It has an impedance matched front end, eliminating the need to change components to support both 75 watt and 120 watt line impedances. The receiver also incorporates LOS detection that is compliant to the most recent specifications.
|
