Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


CADENCE LEAPFROG: Simulating VHDL designs synthesized by Synopsys (pre-M1)


Record #1268

Product Family:  Software

Product Line:  Cadence

Problem Title:
CADENCE LEAPFROG: Simulating VHDL designs synthesized by Synopsys
(pre-M1)



Problem Description:
Keywords: Leapfrog, Vital, XACT, VHDL, simultion

Urgency: Standard

General Description:
This solution is intended for customers using the XACT 5.X version of software.
 For customers using M1.X, please see (Xilinx Solution 2202).

Besides the Verilog simulator, Verilog-XL, Cadence also ships
a VHDL simulator called Leapfrog.  Currently there is no direct support in terms
 of VHDL
interface software and libraries from Xilinx or Cadence for Leapfrog.  However,

Cadence does sell an additional cost module called Verilog Import that allows
Leapfrog users to import a Verilog block into their Leapfrog VHDL simulation.


Solution 1:



If upgrading to the M1 version of the software is not possible,
you may alternatively purchase VITAL compliant VHDL libraries from Topdown
Design Solutions.

Topdown Design Solutions
Phone : 1-800-438-8435
E-mail : info@topdown.com
WWW : http://www.topdown.comInternet Link

Topdown provides VBAK/VITAL VHDL models which are qualified with the Model
Technology V-System simulator.	These models should also work with Leapfrog.

Platforms available are available for the PC (Win 3.1/95/NT) and workstations
(Sun OS, Solaris, and IBM RS6000) and are currently available for the XC2000,
XC3000, XC4000, XC4000E, XC5200 and XC9500 families.



Solution 2:

Customers wishing to do VHDL post-route timing simulation of Xilinx designs
must run XMAKE to implement the design, TIMENETX to generate a Verilog netlist
and .sdf file, then Verilog Import to import the Verilog simulation into their
Leapfrog simulation:

 xmake design_name	       ---> design_name.lca  (routed LCA with
				     delay information)
 timenetx design_name 4000 -x  ---> design_namet.v, design_namet.sdf

Verilog Import	(see Cadence Openbook online documentation for instructions)



End of Record #1268

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents