Return to Support Page
 homesearchagentssupportask xilinxmap

Answers Database


M1 JTAGPGMR: Basic debugging techniques for downloading design


Record #3294

Product Family:  Software

Product Line:  EPLD Core

Problem Title:
M1 JTAGPGMR:  Basic debugging techniques for downloading design


Problem Description:
Keywords:  9500, CPLD, jtagpgmr, chain, downloading

Urgency:  Standard

General Description:  When having errors while trying to
download a design to a 9500, try the following steps to debug
the problem.  This solution is for using the M1 JTAG
Programmer, if you are using the EZTAG software released with
Xact 6.x tools, refer to (Xilinx Solution 2939).


Solution 1:

Check the supply voltage to the POD of the cable.  Make sure
that VCC is 5v and the GND is connected to a common ground with
the device that is being programmed.



Solution 2:

Check that there are decoupling CAPS attached to each VCCINT
and VCCIO pin, to nearest GND. Recommended capacitor values
are 0.1uF and 0.01uF.



Solution 3:

If you are using the JTAG cable, make sure the serial number
is above 5000.	There are some known issues with parallel ports
and devices with numbers below 5000.

Also see (Xilinx Solution 1605)



Solution 4:

If you are using the JTAG cable (model DLC5) make sure there
is less than five devices in the chain, and only one device
in the chain if you are using the XCHECKER cable.  If you are
using more than the recommended number of devices you will need
to buffer the four JTAG signals.

Also see (Xilinx Solution 1272)



Solution 5:

Check that the JTAG download cable is attached directly to
the parallel port on the PC.  Make sure there are no hardware
keys between the PC and the cable.



Solution 6:

If you are using the XChecker cable (Model DLC4), make sure you
have the RD pin on the cable connected to the TDO pin of the
CPLD.



Solution 7:

Check for noise on the board.  The TCK pin is very sensitive
and can cause problems when trying to configure.  Try putting a
small capacitor between TCK and GND.

Also, disable all free running clocks, if possible. Fast
clocks may introduce "extra" signals on to an otherwise quiet
chip.




End of Record #3294

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Xilinx Expert Journals!

© 1998 Xilinx, Inc. All rights reserved
Trademarks and Patents