Xilinx Logo  
HomeProductsSupportEducationPurchaseContactSearch
DevicesDesign ToolsIntellectual PropertySystem SolutionsLiterature

Home : Products : System Solutions : Xilinx At Work : HDLC Controllers
HDLC Controllers

What's New
Success Stories

  DSL Memory
  Smart Cards
  Set-Top Box
  STB - MPEG & CPU Solutions
  STB - HDD
  STB - Glue Logic
  STB - Memory Solutions
  Set-Top Box I/O Control
  STB - Clock Management
  STB - Conditional Access Unit
  Internet Audio
  Payphones
  DSL Modems
  ISDN Modems
  Video Capture/Editing
  FIR Filters
  8-Bit Microcontrollers
  DES/TDES
  DCT/IDCT
  QDR SRAM
  HDLC Controllers
  Reed-Solomon
  64 & 32 bit PCI
  ATM (IMA) Solutions
  Printers
  Low Power

 

Xilinx Solution Summary

The acceptance of the Internet has led to a dramatic rise in data traffic. To successfully transmit data over any network, a protocol is required to manage the flow or pace at which the data is transmitted. This protocol is defined in layer 2 of the industry standard communication reference model called OSI (Open Systems Interconnection). HDLC is the most commonly used layer 2 protocol and is a bit-oriented synchronous data link layer protocol developed by the International Standards Organization (ISO). The HDLC is based on IBM Corporation's Synchronous Data Link Control (SDLC) protocol and specifies a data encapsulation method on synchronous serial links using frame characters and checksums.

The HDLC Controllers operation includes handling the bit oriented protocol structure and formatting data as per packet switching protocol defined in the X.25 recommendations of the CCITT. It includes transmitting and receiving the packeted data serially, while providing the data transparency through zero insertion and deletion. These controllers generate and detect flags that indicate the HDLC status. They provide 16-/32-bit CRC on data packets using the CCITT defined polynomial, and recognize the single byte address in the received frame.

Using Spartan®-II FPGAs and one of the Xilinx HDLC solutions, Xilinx is able to provide a highly flexible and lower cost solution than equivalent ASSPs (Application Specific Standard Products). The chart below shows a comparison of a Spartan-II based HDLC solution versus a traditional ASSP HDLC solution.

Four HDLC Controllers are available for immediate use through Xilinx.

  • The single-channel HDLC LogiCORE controller is available from Xilinx for frame relay, packet over SONET, ISDN, ISO/IEC 3309 and X.25 protocols.
  • The 32-channel HDLC LogiCORE controller is available from Xilinx for frame relay, packet over SONET, ISDN, ISO/IEC 3309 and X.25 protocols.
  • The XF-HDLCcontroller is available from Memec Design Services and provides a single channel XF-HDLC controller for frame relay, ISDN and X.25 protocols.
  • CoreEl MicroSystems provides the PPP8 HDLC controller core which implements Point-toPoint Protocol (PPP) encapsulation of packets used in bridges, routers and switches providing high bandwidth WAN links.

 

KanjiFeedbackMy Profile Back to top
   
Legal Information
Privacy Policy
 | Home  | Products  | Support  | Education  | Purchase  | Contact  | Search  | 
 | Devices  | Design Tools  | Intellectual Property  | System Solutions  | Literature  |