Libero IDEs integrated synthesis tool, Synplify AE from Synplicity, takes your Verilog or VHDL Hardware Description Language source as input and outputs an optimized EDIF and HDL netlist.
Note: See the Actel Attribute and Directive Summary in the Synplicity online help for a list of attributes related to Actel devices.