| Hierarchy | Files | Modules | Signals | Tasks | Functions | Help |
| Prev | 1 | 2 | 3 |
Mflipflop_s Mflipflop_s_1_0 (out[0], din[0], scanen, out[1], clock);
Mflipflop_s Mflipflop_s_1_1 (out[1], din[1], scanen, sin, clock);
endmodule
| 1 | 2 | 3 |
| Hierarchy | Files | Modules | Signals | Tasks | Functions | Help |
| This page: | Created: | Thu Aug 19 11:59:43 1999 | From: | ../../../sparc_v8/ssparc/mmu/mc_tlb/rtl/mc_e_tlb.v |
| Verilog converted to html by v2html 5.0 (written by Costas Calamvokis). | Help |