Xilinx Answer #7695 : XPLA Architecture: Weak pull-up resistors for CoolRunner JTAG daisy chain. Xilinx Answer #7650 : XPLA1: Internally created asynchronous global clocks disable pins for use as inputs.
