|
|
|
|
|
|
Xilinx Answer #6158 : Virtex Documentation:Vref as user I/O if not needed in supporting the I/O Standard
Xilinx Answer #4619 : FPGA Configuration: INIT goes low on a certain frame, possible causes.
Xilinx Answer #4315 : JTAG - EXTEST instruction in XC4000/XC5000/Spartan series devices with INTEST
Xilinx Answer #3964 : XC4000E/EX/XL/XV: Is it possible to implement a "true" dual port RAM in a Xilinx FPGA?
Xilinx Answer #3929 : FPGA Configuration: Connecting PROM for master-serial configuration.
Xilinx Answer #3684 : FPGA Configuration: DONE Pin does not go HIGH...
Xilinx Answer #3017 : Configuration: Dynamic Re-ordering of Daisy-Chain configurations.
Xilinx Answer #2446 : FPGA Configuration: Async Periph mode, RDY/BSY state when DONE is held low.
Xilinx Answer #2424 : Readback: Performing verification of FPGA configuration while ignoring RAM and FF contents
Xilinx Answer #2119 : FPGA Configuration: Device seems to be in bypass mode and will not configure.
Xilinx Answer #1989 : FPGA: Input/Output pin levels on various family of devices.
Xilinx Answer #1640 : CPLD : XC9500: Where to find svf2xsvf.exe for ISP using the 8051 microcontroller