Answers Database


VCS: Error: undefined hierarchical reference "glbl.GSR" (<design>.v line ####)


Record #1091

Product Family: Software

Product Line: ViewLogic

Product Part: VCS

Problem Title:
VCS: Error: undefined hierarchical reference "glbl.GSR" (<design>.v line ####)


Problem Description:
Urgency: Standard

When trying to load design for Verilog simulation, the following error is
issued within VCS:

Error: undefined hierarchical reference "glbl.GSR" (<design>.v line ####)


Solution 1:

This error is a result of the non-usage of the glbl.v module during the
compilation and loading of the design. The glbl.v module enables the
use of the global set/reset in the design, and it is referenced by the
UNISIMS and the SIMPRIMS libraries. The glbl.v module at the following
location, $XILINX/verilog/src/glbl.v, and needs to be both compiled
and loaded in the simulation process.

Please see (Xilinx Solution 5263) on how to run simulation using VCS.

For more details on the usage of the glbl.v module see
(Xilinx Solution 6537)




End of Record #1091 - Last Modified: 11/03/99 15:01

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!