Answers Database


M1.5i SP2 XC4000XV Timing - PAR doe not route optimally due to speed file problems.


Record #5828

Product Family: Software

Product Line: Merged Core

Product Part: Timing

Problem Title:
M1.5i SP2 XC4000XV Timing - PAR doe not route optimally due to speed file problems.


Problem Description:
Urgency: Standard

General Description:
A path between adjacent tiles is routed up to a quad instead of
directly over to the adjacent tile. This was found to be due to
a problem in the XC4000XV speed files.


Solution 1:

A fix for this timing problem is included in 1.5i Service Pack 2.
For more information see:

   (Xilinx Solution #5923)




End of Record #5828 - Last Modified: 04/28/99 13:53

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!