Answers Database


MODELSIM VLOG: ERROR: ../../../<design>.v: Port 'OUT' not found in module


Record #6535

Product Family: Software

Product Line: Merged Core

Product Part: simprims

Problem Title:
MODELSIM VLOG: ERROR: ../../../<design>.v: Port 'OUT' not found in module


Problem Description:
Urgency: Standard

When doing a functional simulation of a Logiblox generated
Verilog module, the following error messages are generated:

ERROR: ../../../<design>.v: Port 'OUT' not found in module
ERROR: ../../../<design>.v: Port 'IN1' not found in module


Solution 1:

This is most likely a result of using incompatible simulation libraries with the LogiBlox module. Specifically, if the Logiblox module was created by version
1.5i (or earlier) of the Alliance or Foundation software, and the designer is
simulating with 2.1i (or later) version of the SIMPRIMS libraries.

The reason is that the port names have been changed from the previous
versions of the software. By re-creating the module using Logiblox 2.1i will
resolve this problem. See (Xilinx Solution 4258) for more details.




End of Record #6535 - Last Modified: 10/27/99 10:10

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!