Answers Database


2.1i CE/Timing: How to apply a Period constraint on Virtex CLKDLL for 2.1i


Record #6905

Problem Title:

2.1i CE/Timing: How to apply a Period constraint on Virtex CLKDLL for 2.1i


Problem Description:
Urgency: Standard

General Description:
How do I apply a PERIOD timing specifications in 2.1i when using a Virtex CLKDLL?


Solution 1:

See the external version of this solution reocrd for a full description.

http://www.xilinx.com/support/techsup/journals/timing/solution6905/virtex_clkdll_period.htm




End of Record #6905 - Last Modified: 01/20/00 14:33

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!