M1 Design Flow

XNF/EDIF netlist

NGDBUILD

Flatten Hierarchical Design

MAP

Logical to Physical translation

Group LUTs and FFs into CLBs

TRCE

Static Timing Estimates

BITGEN

Generates configuration file

.BIT

UCF

User Constraints File

.NGD

.PCF

.NCD

PAR

Layout of Physical Design

Routes Physical Design

.NCD

Optional: Reports block delays

Previous slide

Next slide

Back to first slide

View graphic version