These are schematic and schematic with VHDL macro tutorials designed to be used with
Mentor C.2 and Xilinx 2.1i. This tutorial will take you through setting up the
tutorial , the design flow, completing the Calc design, and using the Xilinx Design
Manager. It will also lead you through a pre-2.1i functional simulation as well as a
post-PAR Timing simulation. This tutorial is based on the older Calc tutorial.
8/99 (1249KB)