Re: Clarification required on Section 8.3.2

Subject: Re: Clarification required on Section 8.3.2
From: Jonathan Sanders (jons@cadence.com)
Date: Sat Oct 27 2001 - 14:57:23 PDT

Sri,

I think the second paragraph is confusing although the clarification of X and Z support is an open issue that we are suppose to clean up (see item 58 or 922).  I think it can probably be worded much better (I made two simple clarifications) but should be interpreted as:

"All operators, functions and statements are allowed in continuous context.
Except for case-equality, case-inequality, case, casex, casez, operators shall
report an error if the expressions they operate on contain x or z bits".

One of the open question is can == and != be also used with X and Z as long as they don't check
for X and Z.  For example:

if (dVal == 1 )    // anything other and 1 is treated as false
   aout = 5;
else
   aout = 0;

If so then the paragraph needs a few more changes.

Jon


At 10:05 PM 10/24/2001, Srikanth Chandrasekaran wrote:
Hi all,
Could somebody clarify this for me with regards to Section 8.3.2...

This section is about
"Accessing X & Z bits of a discrete net in a continuous context" and it
specifies that Verilog-AMS HDL supports comparisons which take account of x &
z bits in continous context since discrete nets can have these values. The
features that are allowed in continuous context are
* case equality (===) operator
* case inequality (!==) operator
* case, casex, casez statements
* numeric constants which can have x & z

However, in the same section there is a paragraph which says...

"All operators, functions and statements are allowed in continuous context,
except for case-equality, case-inequality, case, casex, casez, which shall
report an error if the expressions they operate on contain x or z bits".

Can somebody clarify on this please.
Regards,
Sri
--
Srikanth Chandrasekaran
Global Software Group, EDA SBU
Motorola Australia.
Phone: +61-8-8168 3592 Fax: x3501
email: schandra@asc.corp.mot.com

***********************************************************
Jonathan L. Sanders                  
Product Engineering Director
Custom IC Solutions
Cadence Design Systems, Inc.     
555 River Oaks Pkwy
San Jose, CA. 95134
 INTERNET:jons@cadence.com    Tel: (408) 428-5654      Fax : (408) 944-7265
***********************************************************

This archive was generated by hypermail 2b28 : Sat Oct 27 2001 - 14:58:43 PDT