David -
We don't need "ref" as a keyword, so I don't see any reason to
inflict that pain now. The merge with SystemVerilog will likely
cause a lot of pain, and it could destroy Verilog-A if that
merge were done in pieces, so every N months, everyone has to go
through the whole library of Verilog-A modules and figure out
what needs to be changed.
I also wouldn't be surprised if a number of Spice simulators
only ever implemented Verilog-A 2.2 (or whatever these
extensions become) -- not even the full AMS.
-Geoffrey
"David W. Smith" wrote:
>
> Just a quick comment. You are going to have to eventually accept all of the new keywords in SystemVerilog anyway so the argument that ref may collide (while true) is not particularly relevant. Changing the syntax will not be an option since SystemVerilog is now an approved standard.
>
> Regards
>
> David
Received on Mon Apr 5 11:36:29 2004
This archive was generated by hypermail 2.1.8 : Mon Apr 05 2004 - 11:36:30 PDT