RE: Static connections to input ports

In Verilog, by default, the connection strength is 'strong'.

Shalom


>BTW, all connections are static (there are no dynamic
>connections). What you probably need in the text is that a
>constant value connected as above is equivalent to a driver of
>the equivalent type in the module where it is used (testbench),
>with a strength of "supply".