Re: Verilog-A examples

From: Geoffrey.Coram <Geoffrey.Coram_at_.....>
Date: Tue Mar 06 2007 - 11:27:40 PST
Oskar -
Indeed, I am interested.  Those testbenches are important.
Since ADI is a Synopsys customer, I will feel free to review
those models and testbenches, and then we can investigate
how to officially release them to Accellera.

-Geoffrey


Oskar Leuthold wrote:
> 
> Geoffrey,
>      about a year ago I organized an effort within Synopsys to take the
> models in the LRM, fix them, and add testbenches for HSPICE. The result
> is available to Synopsys customers at HSPICE.com, Download Verilog-A
> models.
> Please do not be deterred by the license agreement which comes up. In my
> humble opinion we should be able to work something out to allow for
> general
> distribution of these models through Accellera, for the sake of
> promoting
> Verilog-A. Let me know if you are interested.
> Regards
>         Oskar

-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.
Received on Tue Mar 6 11:28:19 2007

This archive was generated by hypermail 2.1.8 : Tue Mar 06 2007 - 11:28:36 PST