real-to-integer conversion

From: Marq Kole <marq.kole_at_.....>
Date: Tue Oct 16 2007 - 06:14:14 PDT
All,

The current Verilog-AMS update proposals for chapter 2 and chapter 3
contain duplictae information: the first paragraph of section 3.1.1 is
essentially the same as section 2.5.4. Considering that conversion is not a
lexical convention I would suggest to remove it from section 2.5.4 and
provide the additional examples of conversion in this subsection to section
3.1.1.

Cheers,
Marq
-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.
Received on Tue Oct 16 06:17:42 2007

This archive was generated by hypermail 2.1.8 : Tue Oct 16 2007 - 06:17:46 PDT