Boundary Scan/JTAG: Top Solutions
To access our full database of Xilinx Solutions, please consult our
Answers Search
.
Most Requested Solutions
Hardware Answers
Solution 1215: When is Boundary Scan available for use in the XC4K/XC5K devices
Solution 1219: Do the TAP pins use dedicated routing when connected to the BSCAN symbol in the Xc4K/XC5K devices
Solution 1174: What Boundary Scan Instructions are defined by the standard
Solution 1172: What is the bit order of the Instruction Register in the XC4K/XC5K devices
Solution 1279: TDO and Dout during configuration of XC4K/XC5K devices
Solution 1577: Are there pullups/pulldowns on the TAP pins of XC4K/XC5K parts
Solution 1624: Do the XC4K/XC5K parts require a special bitstream for configuration via Boundary Scan
Solution 2953: Which instruction is latched in XC4K/XC5K/XC9K parts in the Test-Logic-Reset state
Software Answers
Solution 1272: How many devices in one single chain can be programmed using the JTAG cable
Solution 1095: Can the Xchecker cable program a XC9500 CPLD
Solution 2144: How long does it take to carry out various JTAG instructions in the XC9500 CPLDs
Solution 2342: JTAG Programmer can not communicate with the cable
Solution 2757: Failure to print on NT 4.0 parallel port printer after installing the M1.3 Software
Solution 2252: Failure to program a XC9500 device using the JTAG cable
Solution 1082: Possible causes of ERASE and PROGRAM failures using the EZTAG software
Solution 1140:How to turn off the Data Protection (DP) bit using the EZTAG software
