HierarchyFilesModulesSignalsTasksFunctionsHelp

/******************************************************************************/ 
/*                                                                            */ 
/* Copyright (c) 1999 Sun Microsystems, Inc. All rights reserved.             */ 
/*                                                                            */ 
/* The contents of this file are subject to the current version of the Sun    */ 
/* Community Source License, microSPARCII ("the License"). You may not use    */ 
/* this file except in compliance with the License.  You may obtain a copy    */ 
/* of the License by searching for "Sun Community Source License" on the      */ 
/* World Wide Web at http://www.sun.com. See the License for the rights,      */ 
/* obligations, and limitations governing use of the contents of this file.   */ 
/*                                                                            */ 
/* Sun Microsystems, Inc. has intellectual property rights relating to the    */ 
/* technology embodied in these files. In particular, and without limitation, */ 
/* these intellectual property rights may include one or more U.S. patents,   */ 
/* foreign patents, or pending applications.                                  */ 
/*                                                                            */ 
/* Sun, Sun Microsystems, the Sun logo, all Sun-based trademarks and logos,   */ 
/* Solaris, Java and all Java-based trademarks and logos are trademarks or    */ 
/* registered trademarks of Sun Microsystems, Inc. in the United States and   */ 
/* other countries. microSPARC is a trademark or registered trademark of      */ 
/* SPARC International, Inc. All SPARC trademarks are used under license and  */ 
/* are trademarks or registered trademarks of SPARC International, Inc. in    */ 
/* the United States and other countries. Products bearing SPARC trademarks   */ 
/* are based upon an architecture developed by Sun Microsystems, Inc.         */ 
/*                                                                            */ 
/******************************************************************************/ 
/***************************************************************************
****************************************************************************
***
***  Program File:  @(#)add2.v
***
****************************************************************************
****************************************************************************/

//  @(#)add2.v	1.1  4/27/92
//
// **************************************************************
//  add2 -- 2 to 2 adder (same as full-adder)
// **************************************************************

[Up: column54 aA][Up: column56 aB][Up: column58 aH][Up: column60 aC][Up: column62 aD][Up: column64 aI][Up: column66 aK][Up: column68 aE][Up: column70 aF][Up: column72 aJ][Up: column74 aG][Up: column76 aL][Up: column78 aM][Up: expconstadd a0][Up: expconstadd a7][Up: expconstadd a8][Up: expconstadd a9][Up: expconstadd a10]
module add2(s, c, a, b, cin);
    //prop CELLCLASS "LEAF"
    //prop AREA 0.0 0.0 100.0 100.0

    //prop FEEDTHROUGH "feed0" 90.0 0.0
    //prop FEEDTHROUGH "feed1" 70.0 0.0
    //prop FEEDTHROUGH "feed2" 50.0 0.0
    //prop FEEDTHROUGH "feed3" 30.0 0.0
    //prop FEEDTHROUGH "feed4" 10.0 0.0

    output s;
	//prop LOCATION 60.0 0.0 60.0 0.0 "MET2"
    output c;
	//prop LOCATION 40.0 0.0 40.0 0.0 "MET2"
    input a;
	//prop LOCATION 60.0 100.0 60.0 100.0 "MET2"
    input b;
	//prop LOCATION 40.0 100.0 40.0 100.0 "MET2"
    input cin;
	//prop LOCATION 100.0 50.0 100.0 50.0 "MET1"

    // propagate
    or  (p, a, b);

    // generate
    and (g, a, b);

    // sum
    xor (s, a, b, cin);

    // carry
    and (c1, p, cin);
    or  (c, g, c1);

endmodule
HierarchyFilesModulesSignalsTasksFunctionsHelp

This page: Created:Thu Aug 19 11:59:23 1999
From: ../../../sparc_v8/ssparc/fpu/fp_fpm/rtl/add2.v

Verilog converted to html by v2html 5.0 (written by Costas Calamvokis).Help