/******************************************************************************/
/* */
/* Copyright (c) 1999 Sun Microsystems, Inc. All rights reserved. */
/* */
/* The contents of this file are subject to the current version of the Sun */
/* Community Source License, microSPARCII ("the License"). You may not use */
/* this file except in compliance with the License. You may obtain a copy */
/* of the License by searching for "Sun Community Source License" on the */
/* World Wide Web at http://www.sun.com. See the License for the rights, */
/* obligations, and limitations governing use of the contents of this file. */
/* */
/* Sun Microsystems, Inc. has intellectual property rights relating to the */
/* technology embodied in these files. In particular, and without limitation, */
/* these intellectual property rights may include one or more U.S. patents, */
/* foreign patents, or pending applications. */
/* */
/* Sun, Sun Microsystems, the Sun logo, all Sun-based trademarks and logos, */
/* Solaris, Java and all Java-based trademarks and logos are trademarks or */
/* registered trademarks of Sun Microsystems, Inc. in the United States and */
/* other countries. microSPARC is a trademark or registered trademark of */
/* SPARC International, Inc. All SPARC trademarks are used under license and */
/* are trademarks or registered trademarks of SPARC International, Inc. in */
/* the United States and other countries. Products bearing SPARC trademarks */
/* are based upon an architecture developed by Sun Microsystems, Inc. */
/* */
/******************************************************************************/
// @(#)multiplierslice.v 1.1 4/7/92
//
module MultiplierSlice
(Phi,
// ctl inputs
InitialMulStep,
/* notInitialSumZero, */
InitialCarryBit,
SumCarryLoadEn,
Shift,
Pos,
Zero,
SumOut0,
CarryOut0,
CarryOut3,
// inputs
Breg,
// ctl outputs
SumIn[2:0],
CarryIn[2:0],
SALSBs, SBLSBs, SCLSBs,
CALSB, CBLSB, CCLSB,
// outputs
SD[`FracMSB-1:1], // SumForAreg
CD[`FracMSB-1:2] );
input Phi
;
input
/* notInitialSumZero, */
InitialMulStep
,
InitialCarryBit
,
SumCarryLoadEn
;
input [3:0] Shift
,
Pos
,
Zero
;
input SumOut0
,
CarryOut0
,
CarryOut3
;
input [`FracMSB:1] Breg
;
output [`FracMSB:0] SumIn
, CarryIn
;
output [1:0] SALSBs
, SBLSBs
, SCLSBs
;
output CALSB
, CBLSB
, CCLSB
;
output [`FracMSB:1] SD
;
output [`FracMSB:2] CD
;
CSRegSlice csr (Phi,
InitialMulStep,
/* notInitialSumZero, */
InitialCarryBit,
SumCarryLoadEn,
{SD[`FracMSB:1], SumOut0},
{CD[`FracMSB:2], CarryOut3, CarryOut0},
Breg [`FracMSB:1],
SumIn[`FracMSB:0],
CarryIn[`FracMSB:0]);
CSArray csa ( Shift,
Pos,
Zero,
SumIn[`FracMSB:3],
CarryIn[`FracMSB:3],
Breg [`FracMSB:1],
SALSBs, SBLSBs, SCLSBs,
CALSB, CBLSB, CCLSB,
SD[`FracMSB:1],
CD[`FracMSB:2]);
endmodule
| This page: |
Created: | Thu Aug 19 12:02:46 1999 |
| From: |
../../../sparc_v8/ssparc/fpu/fp_frac/rtl/multiplierslice.v
|