Guidelines and Coding Styles Some of the documents in this section contain live references, or pointers, to information created and maintained by other institutions. Please note that SCRA & DARPA do not control and cannot guarantee the relevance, timeliness, accuracy, or even the continued existence of these outside materials. The RASSP program has ended. This site is being provided by SCRA for the public good. Only minor updates are expected. A Hardware Engineer's Guide to VHDL by Doulos A VHDL Methodology for FPGAs Institut für Technische Informatik by Michael Gschwind and Valentina Salapura VHDL Quick Reference Card by Qualis Design Corporation Verilog Quick Reference Card by Qualis Design Corporation IEEE Standard 1164 Quick Reference Card by Qualis Design Corporation VHDL Taxonomy Document by RASSP Taxonomy Working Group VHDL Performance Model Interoperability Guidelines V2.0 by : Honeywell Technology Center VHDL SIMULATIONS - TIPS FOR SPEEDING by V.K. Madisetti Guidelines for Writing VHDL Models in a Team Environment Bell-Northern Research Ltd. Report by Janick Bergeron Readme file for all by European Space Agency (ESA)documents VHDL Model Guidelines by European Space Agency (ESA) VHDL Models for Board Level Simulation Recommendations for development and usage of VHDL models for Board-Level Simulation by European Space Agency (ESA) The Usage of VHDL in the European Space Agency by European Space Agency (ESA) The VHDL Standard : An Overview of Activities, Organizations and European Tool Efforts by European Space Agency (ESA) Support Component List by European Space Agency (ESA) ASIC Design and Manufacturing Requirements by European Space Agency (ESA) VHDL-Verilog Interoperability Guide Cadence Design Systems, Inc. by Victor Berman Tricks and Techniques for Writing VITAL 3.0 Compliant ECL Models by the Free Model Foundation Board-level Component Modeling Using VITAL by Russell E. Vreeland, TRW Ground Systems Center Integrating FMF Models with Concept Libraries by Richard Munden, Acuson Corporation Connecting the System to the Chip:Using VHDL/VITAL for Board-level Simulation by Russell E. Vreeland, Free Model Foundation Style Guide for VHDL Simulation Models Written for the FMF Library Data Base by Richard Munden, munden@acuson.com, Raymond Steele, rsteele@emu.sp.trw.com and Russell Vreeland, russv@ikos.com: Free Model Foundation

---