Subject: [sv-cc] instance specific exports
From: Stickley, John (john_stickley@mentorg.com)
Date: Tue Mar 11 2003 - 10:16:09 PST
Team,
One of the things I don't like about instance specific exports
is that, once again, this is a departure from SystemVerilog
semantics where an exception is being made just for functions
that happen to be exported.
Suppose it is just a module scoped SV function that is not
being exported.
Obviously using hierarchical references you can call this
function from anywhere within SV right ?
Does SV provide a way of saying only certain instances
can be called ? No ! So here again, is it up to us
to introduce new things that SV itself does not support ?
I would like to apply the "restrictive now, expansive later"
rule here. If we can make the case to the SV committees at
at large that we should support only allowing specific
instances of functions to be called from outside a module
for the SV language in general, then, by all means let's
follow it for exported functions. If we cannot make that
case, then let's not follow it for exported functions
either.
Language consistency should be the rule of thumb here.
-- johnS
__
______ | \
______________________/ \__ / \
\ H Dome ___/ |
John Stickley E | a __ ___/ / \____
Principal Engineer l | l | \ /
Verification Solutions Group | f | \/ ____
Mentor Graphics Corp. - MED C \ -- / /
17 E. Cedar Place a \ __/ / /
Ramsey, NJ 07446 p | / ___/
| / /
mailto:John_Stickley@mentor.com \ /
Phone: (201)818-2585 \ /
---------
This archive was generated by hypermail 2b28 : Tue Mar 11 2003 - 10:17:12 PST