[sv-cc] Vote on the 3.1 systemVerilog LRM

Subject: [sv-cc] Vote on the 3.1 systemVerilog LRM
From: Francoise Martinolle (fm@cadence.com)
Date: Thu Apr 24 2003 - 11:20:11 PDT

• Next message: Swapnajit Mittra: "[sv-cc] SystemVerilog 3.1 draft 6 available for review"
• Previous message: David W. Smith: "[sv-cc] Draft 6"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Cadence is voting NO. A negative ballot document which contains review
comments on the cc committee work will be mailed to all the reflectors by
Jay Lawrence.

• Next message: Swapnajit Mittra: "[sv-cc] SystemVerilog 3.1 draft 6 available for review"
• Previous message: David W. Smith: "[sv-cc] Draft 6"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b28 : Thu Apr 24 2003 - 12:25:14 PDT