[sv-cc] SV-CC Meeting minutes for 01/26/2005

Minutes of 01/26/2005 SV-CC Meeting.

ATTENDEES
000000000000000000000
555544444444444444444
000011111111111110000
111122222111100009999
211021100211022102211
692526581470360369250
xxxxx--xxxxxxxxxxxxxx Charles Dawson
xxxxxxxx-xxxxxxxxxxxx Francoise Martinolle
xxxxxxxxxxxxxxxxxxxxx Doug Warmke
-x--xxxx--xxxxxxxxxxx Joao Geada
xxxx-xxxxxxxxxxxxxxx- Ralph Duncan
-xxxx-x-xxxxxxxxx-x-- Sachchidananda Patel
xxxxx-xxxxxxxxxxxxx-- Michael Rohleder
xx-xxxxxxxxxxxxxxx-x- Jim Garnett
xxxxxxxxxxxxxxxxx--x- Steven Dovich
--x-xx-xxx----------- Stu Sutherland
xxxx--xxxxxxxxxxx-xxx Jim Vellenga
xx--x-xxxxxxxxxxx-xxx Bassam Tabbara
----x-xx--xxxxx-xxx-- John Stickley
xxxxx---x-xxxx-x-xxxx Ghassan Khoory
xxx---xxx-xxxxxxxxxxx Andrzej Litwiniuk
------x-x-xxxxxx--x-- Rob Slater
--------------------x Swapnajit Mitra
--------------------x Karen Pieper
------------------x-- Angshuman Saha
--------------x------ Kevin Cameron
------------x-------- Amit Kohli
-----------x--------- Surrendra Dudani

1. Reviewed Patent information.

   - Charles Dawson reviewed the patent information.

2. Reviewed minutes of the 01/05/2005 Meeting.

   - Ghassan was at the last two meetings.
   - Chas asked that you announce yourself when you join so that he could
     keep an accurate account of who attends.
   - JimV/Doug. ACCEPTED.

3. Liaisons

   - No other meetings to report on.

4. New business

   - Item 313 PTF 296: Generate stmts will need change made in VPI
     - Friendly amendment to memory to reg array and add a vpiMemory label.
       JimV/Francoise. PASSED as amended (unanimous)
     - Does SystemVerilog handle generates?
       We should add gen scope array to the module diagram in systemVerilog
       as well as the interface and program diagrams. We should add gen scope
       to the scope class in systemVerilog. We should open a new item to change
       the systemVerilog stuff.
       Francoise and Chas to investigate what to do for systemVerilog and generates.

   - Item 052 vpiFuncType return values for systemVerilog datatypes
     Sachi had to add a new proposal to reflect the friendly amendment we
     passed last week. Done. Chas has updated the database.

   - Item 282 VPI string value for reg vs. logic var
     Stu needs to make a minor editorial change. No action for SV-CC.

   - Item 353 Numerous problems in sv_vpi_user.h
     Minor issues with assertion and reader API comments in include file.
     Doug has updated the include file in the proposal.
     Stu can now update the document, as this include file contains all of
     the changes needed. No action for SV-CC.

   - Item 284 Should taskfunc have multiple statements
     Stu needs to make a minor editorial change. No action for SV-CC.

   - Item 333 VPI support for types on wires
     JimV added a new proposal that is relative to P1800/D3.
     JimV/Ralph. PASSED (unanimous)

   - Item 355
     Doug/JimV move to declare Item 355 a duplicate of Item 353. PASSED (unanimous)

   - Item 040 diagram for parameter is missing
     Discussed. The proposal and bugnotes are clear that none of the rest of the
     section should be modified at all (this would include deletion).
     Stu to incorporate rest of section into P1800. No action for SV-CC.

   - Item 050 Change DPI svLogicVec32 representation to match PLI/VPI aval/bval representation
     Doug had one minor change to proposal and is represented in the bugnotes.
     Doug/Michael. PASSED (unanimous).

   - Item 265 sv_vpi_user.h has redundancy
     Just editorial issues. Bassam added as a bugnote. No action for SV-CC.

   - Items 349 and 350 not updated in database.
     Chas forgot to update database. This has been done. Will be addressed at
     next Champions meeting.

   - Item 160 multiple packed array dimensions (E.6.6, E.10.1 differences)
     Ralph bounced back to Stu due to editorial issue. No action for SV-CC.

   - Others?
     Committee decided to change time back to 12:00pm EST beginning next week.

5. Reviewed of items with proposals.

   - No new ones.

6. Old Business

   - Sachi to upload passed proposal for Item 052.
     Done.
   - Chas to ask Karen to send Item 333 to SV-LRM.
     JimV has made a new proposal. Done.
   - Chas et all, to look into the 1 to 1 transition from gen scope to gen var
     in 1364. Should it be a 1 to many transition?
     Chas added a new proposal. Done.

Meeting ended at 12:50PM EST.

7. Action items

   SV-CC action items:
   - Francoise to ask Peter Ashenden what was done to improve
     printing from Rational Rose.
   - Francoise to inquire about the feasibility of third parties
     shipping the UML for the diagrams.
   - JimV to enter a new SV-CC item for adding tables for return values of
     the properties.
   - Stu to file new SV-CC item that will address bigger issue he pointed
     out in Item 321.
   - Francoise and Chas to investigate what to do for systemVerilog and generates

   PTF action items:
   - Steve to compare BNF with the access available
     for attributes to see if they match
   - Stu to enter new PTF item for save/restart/reset issue.
   - Francoise to lookup wording for PTF 524 in VHPI.
   - Francoise will open a new PTF issue to look for situations like 25.6.15,
     where multiple methods are used access the same object enclosure
   - Chas to reword proposal for PTF 525.
   - Francoise to file a PTF item that asks to specify the order that iteration
     occur in, when the order is important.
   - Steve to add ETF item for Annex C to remove the Informative label, but
     still allow the contents to be optional.
   - Chas to update PTF database for the SV-CC Items to Shalom's satisfaction.
   - Chas to file an Item on the usage of the term "tags" at the beginning of
     clause 27.

8. Items for consideration at the next meeting (they already have proposals):

--
Charles Dawson
Senior Engineering Manager
NC-Verilog Team
Cadence Design Systems, Inc.
270 Billerica Road
Chelmsford, MA  01824
(978) 262 - 6273
chas@cadence.com