[sv-cc] RE: [SystemVerilog P1800 0001751]: Clarify vpiParent for part selects

From: Bresticker, Shalom <shalom.bresticker_at_.....>
Date: Wed Nov 07 2007 - 12:13:17 PST
sure 

> -----Original Message-----
> From: Jim Vellenga [mailto:vellenga@cadence.com] 
> Sent: Wednesday, November 07, 2007 10:10 PM
> To: Bresticker, Shalom; SV-CC
> Subject: RE: [SystemVerilog P1800 0001751]: Clarify vpiParent 
> for part selects
> 
> Arrgh!  You've added a note, but Mantis won't let me add a 
> reply (apparently), now that the issue is marked resolved.
> 
> Ordinarily, I would agree with you that I don't have to say 
> both.  What makes the difference here is the
> context:  The object model diagram shows "indexed part 
> select" and "part select" as distinct objects, where "part 
> select" does not include "indexed part select"
> as a subtype.  To me, dropping the "or indexed part select" 
> in this context makes it possible for the reader at first 
> glance think that it applies only to the unindexed part selects.
> 
> In the text of a standard it's better to be precise than to 
> be economical.
> 
> Since you evidently can still add notes, could you do me the 
> favor of including the preceding two paragraphs with my name?
> 
> Thanks,
> Jim
> 
> --------------------------------------------------------- 
> James H. Vellenga                            978-262-6381 
> Software Architect                     (FAX) 978-262-6636 
> Cadence Design Systems, Inc.         vellenga@cadence.com 
> 270 Billerica Rd
> Chelmsford, MA 01824-4179
> "We all work with partial information." 
> ----------------------------------------------------------  
> 
> ]-----Original Message-----
> ]From: Accellera Mantis Bug Tracker [mailto:mantis@eda-stds.org]
> ]Sent: Wednesday, November 07, 2007 5:13 AM
> ]To: Jim Vellenga
> ]Subject: [SystemVerilog P1800 0001751]: Clarify vpiParent 
> for ]part selects ] ] ]A NOTE has been added to this issue. 
> ]=============================================================
> =========
> ]http://www.eda-stds.org/svdb/view.php?id=1751
> ]=============================================================
> ========= 
> ]Reported By:                Jim Vellenga
> ]Assigned To:                Jim Vellenga
> ]=============================================================
> ========= 
> ]Project:                    SystemVerilog P1800
> ]Issue ID:                   1751
> ]Category:                   SV-CC
> ]Reproducibility:            always
> ]Severity:                   feature
> ]Priority:                   normal
> ]Status:                     resolved
> ]Type:                       Errata 
> ]Resolution:                 fixed
> ]Fixed in Version:           
> ]=============================================================
> ========= 
> ]Date Submitted:             2007-02-28 10:49 PST
> ]Last Modified:              2007-11-07 02:13 PST
> ]=============================================================
> ========= 
> ]Summary:                    Clarify vpiParent for part selects
> ]Description: 
> ]With the recent clarification of vpiParent for variables and 
> ]nets, someone ]could ask what the parent of a part select or 
> indexed part select.  For ]example, when someone declares ] ] 
>  reg [0:3]{7:0] x; ] ]is the parent of "x[1][0:1}" 
> represented by "x[1]"
> ]or is it just "x"?
> ]
> ]Regards,
> ]Jim Vellenga
> ]=============================================================
> =========
> ]
> ]-------------------------------------------------------------
> ---------
> ] chas - 2007-04-24 09:14
> ]-------------------------------------------------------------
> ---------
> ]This was PASSED by the SV-CC on 3/14/2007 (unanimous). 
> ]
> ]-------------------------------------------------------------
> ---------
> ] Dave Rich - 2007-07-25 22:40
> ]-------------------------------------------------------------
> ---------
> ]Needs update for P1800/D3
> ]
> ]-------------------------------------------------------------
> ---------
> ] Karen Pieper - 2007-08-29 13:00
> ]-------------------------------------------------------------
> ---------
> ]Reopening the issue per Jim Vallenga's request. 
> ]
> ]-------------------------------------------------------------
> ---------
> ] Jim Vellenga - 2007-09-04 13:48
> ]-------------------------------------------------------------
> ---------
> ]I have updated the proposal as requested by the champions ]
> ]-- to use "logic" rather than "reg" as the sample variable type, ]
> ]-- to reference the section and detail numbers of draft 3a.
> ]
> ]Regards,
> ]Jim Vellenga
> ]
> ]-------------------------------------------------------------
> ---------
> ] Neil Korpusik - 2007-09-13 11:25
> ]-------------------------------------------------------------
> ---------
> ]Sent back to the Technical Committee by the Champions in the 
> August 15,
> ]2007
> ]conference call.
> ]Issues raised:
> ]   - Needs update for P1800/D3
> ]     Not sure where this one goes within the LRM.
> ]     Seems to be 36.50, but we aren't sure.
> ]   - Also do they still want to use the reg data type 
> ]     (logic is used in most places today in the LRM) 
> ]
> ]-------------------------------------------------------------
> ---------
> ] chas - 2007-10-24 07:55
> ]-------------------------------------------------------------
> ---------
> ]SV-CC approved the changes to the proposal which resolves 
> ]issues found by ]the ]Champions committee on 09/12/2007 (unanimous).
> ]
> ]Please note that the 09/12/2007 SV-CC minutes incorrectly 
> ]referenced Item
> ]1932
> ]instead of this one.  The correction to the minutes appears in the
> ]10/10/2007
> ]minutes. 
> ]
> ]-------------------------------------------------------------
> ---------
> ] shalom - 2007-11-07 02:13
> ]-------------------------------------------------------------
> ---------
> ]I don't think it is necessary to say "part-select or indexed 
> ]part-select".
> ]"part-select" includes indexed part-selects unless 
> explicitly ]excluded. 
> ]
> ]Issue History 
> ]Date Modified   Username       Field                    Change 
> ]              
> ]=============================================================
> ========= 
> ]2007-02-28 10:49Jim Vellenga   New Issue                       
> ]             
> ]2007-02-28 10:49Jim Vellenga   Type                      => 
> ]Errata          
> ]2007-02-28 10:51Jim Vellenga   File Added: PartSelParent.pdf   
> ]                 
> ]2007-03-01 03:47shalom         Issue Monitored: shalom         
> ]             
> ]2007-03-13 00:01shalom         Status                   new => 
> ]assigned     
> ]2007-03-13 00:01shalom         Assigned To               => 
> ]Jim Vellenga    
> ]2007-03-14 09:47Jim Vellenga   File Added: PartSelParent.pdf   
> ]                 
> ]2007-03-14 09:49Jim Vellenga   File Deleted: PartSelParent.pdf 
> ]                 
> ] 
> ]2007-04-24 09:14chas           Note Added: 0003620             
> ]             
> ]2007-04-24 09:14chas           Status                   
> ]assigned => resolved
> ]2007-04-24 09:14chas           Resolution               open 
> ]=> fixed       
> ]2007-07-25 22:40Dave Rich      Note Added: 0003993             
> ]             
> ]2007-08-29 13:00Karen Pieper   Note Added: 0004207             
> ]             
> ]2007-08-29 13:00Karen Pieper   Status                   
> ]resolved => feedback
> ]2007-08-29 13:00Karen Pieper   Resolution               fixed 
> ]=> open       
> ]2007-09-04 13:46Jim Vellenga   File Added: PartSelParent.pdf   
> ]                 
> ]2007-09-04 13:47Jim Vellenga   File Deleted: PartSelParent.pdf 
> ]                 
> ] 
> ]2007-09-04 13:48Jim Vellenga   Note Added: 0004252             
> ]             
> ]2007-09-13 11:25Neil Korpusik  Note Added: 0004504             
> ]             
> ]2007-10-24 07:55chas           Note Added: 0005009             
> ]             
> ]2007-10-24 07:55chas           Status                   
> ]feedback => resolved
> ]2007-10-24 07:55chas           Resolution               open 
> ]=> fixed       
> ]2007-11-07 02:13shalom         Note Added: 0005117             
> ]             
> ]=============================================================
> =========
> ]
> ]
> ]--
> ]This message has been scanned for viruses and ]dangerous 
> content by MailScanner, and is ]believed to be clean.
> ]
> ]
> 
---------------------------------------------------------------------
Intel Israel (74) Limited

This e-mail and any attachments may contain confidential material for
the sole use of the intended recipient(s). Any review or distribution
by others is strictly prohibited. If you are not the intended
recipient, please contact the sender and delete all copies.

-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.
Received on Wed Nov 7 12:13:46 2007

This archive was generated by hypermail 2.1.8 : Wed Nov 07 2007 - 12:13:51 PST