Home
8051 Architecture
Asset Identification
AT91 ARM Thumb
Audio
AVR 8-bit RISC
Cell-based ASICs
Complex ASIC Cores
Dream Music Synthesis
EPROM
Field Programmable Gate Array
Flash Memory/DataFlash
FPGA Configuration Memory
Gate Arrays/
Embedded Arrays
Parallel EEPROM
PCMCIA Cards
and Components
Power Metering
Programmable Logic Device
Secure Microcontrollers
Serial EEPROM
Storage Products
Telephony
USB Controllers
Video
Wireless Datacom
Product Selector
Cross Reference
Software & Shareware
General Information
Search our site
  


ARM7TDMI Structure

At the heart of an application-specific system is an embedded microcontroller core such as the ARM7TDMI. This offers 32-bit performance at 16-bit system costs with an industry-leading MIPS/Watt.

  • 32-bit RISC processor core.

  • Two instruction sets:
    - ARM high-performance 32-bit instruction set.
    - Thumb high-code-density 16-bit instruction set.

  • Very low power consumption:
    - Industry-leader in MIPS/Watt.

  • Von Neumann load/store architecture:
    - Single 32-bit data bus for instructions and data.

  • 3-stage pipeline architecture:
    - Fetch, decode and execute stages.

  • 8-, 16- and 32-bits data types:
    - Support for big and little endian.

  • Single-cycle 32x8 hardware multiplier:
    - Multiplication is accelerated when upper bytes are all zero or one.

  • On-chip JTAG Debug and In Circuit Emulation.

  • A wide range of compatible peripheral cores.








ARM7TDMI Instruction Sets / ARM7TDMI Characteristics