All material pertains to both Virtex and Virtex-E families unless specifically noted in parentheses. For more technical details including the graphics and waveforms, click here to download the PDF version. SelectLink(tm)
Technology : Virtex Series High-Performance Communications Channel Introduction As the need for higher bandwidth continues to accelerate, external busses can easily be the bottleneck that limits system performance. To satisfy the need for high bandwidth, high-speed external bus ports using new signal standards and protocols are found in state-of-the-art memories, processors, and other integrated circuits. The Virtex series supports up to twenty high-performance single-ended and differential I/O standards on all of the I/Os through its SelectI/O+ technology. The Xilinx exclusive SelectLink technology utilizes techniques similar to high-performance processor and memory devices to create a high-bandwidth Virtex-to-Virtex communication link. It accomplishes this task with resources that are standard on all Virtex FPGAs such as Delay Locked Loops (DLLs), True Dual-Port BlockRAM, and SelectI/O technology. The flexibility of the SelectLink technology allows system designers to customize the chip-to-chip communication channel ideal for their specific designs, leaving the remaining resources for other purposes. SelectLink Features and Benefits SelectLink technology enables Virtex designers to create a high-performance communication link between two Virtex series devices. Capable of up to 80 Gigabit Per Second (Gbps) total aggregate bandwidth using up to 256 I/O pins. Xilinx provides a web-based design tool that allows system designers to customize the internal and external busses, and the FIFO resources for their specific designs. The SelectLink design tool then generates the Verilog codes and the test benches in seconds, for easy integration into the rest of the system. Xilinx exclusive SelectLink technology offers the following features and benefits.
System Building Blocks There are two main modules in the SelectLink channel link: Transmitter and Receiver. Transmitter Module True Dual-Port BlockRAM is used in the transmitter module to create
a data-width conversion FIFO that has different width write and read busses.
Click here for a block diagram
of the Transmitter module. This feature provides an efficient way to "funnel"
internal data bus to a narrower external data bus. Words read from the
FIFO are converted to double data rate (DDR) with module Cnvt2DblN. Multiple
copies of the same Cnvt2DblN module are used to span the full width of
the bus. Receiver Module The receiver module reverses the funneling and data rate conversions performed by the transmitter module. Click here for a block diagram of the Receiver module. It also performs the necessary phase shifting of the data, which has been delayed by the data channel path, so that it again aligns with the signal clock. The received data is converted from double to single rate with module Cnvt2SingleN. Multiple copies of the same Cnvt2SingleN modules are used to span the full width of the bus. A four-word deep FIFO, created with CLB flip-flops, is used to phase shift the data. Multiple copies of the same four-word deep FIFO are used to span the full width of the bus. After the data has been phase corrected, it is buffered and expanded to the full internal user bus width with a data-width conversion FIFO implemented with True Dual-Port BlockRAM. The 2x clock is generated in the receiver to recover the double data rate (DDR) stream. Click here to view details of clock generation in the receiver module. The DLL LOCKED status signals from the DLL are available to the user at the top level of the design hierarchy. System Performance Table 1 lists the maximum SelectLink clock frequency that can be expected for the different Virtex/Virtex-E speed grades. While exact performance is determined only by implementing a complete design, this table may be used as a guideline.
The SelectLink latency is defined as the number of periods between the time a data is written on the SLx bus and the time it appears on the SLr bus. Latency is a function of the ratio of the internal and external bus widths, and the propagation time of the external bus. Table 2 shows latency as a function of bus width ratios when the external bus propagation time is less than one SLclk period. If the bus propagation time exceeds one period, add one to the value in Table 2 for each additional period, or portion thereof.
Virtex Advantages The SelectLink technology is a Xilinx exclusive technology that enables system designers to easily create a high-performance, high-bandwidth communication link between any two Virtex or Virtex-E devices. The web-based design tool generates the Verilog source code and the related test benches in seconds based on user-specified parameters customized for the particular system designs. No other PLD vendor offers similar technology to help designers reduce time-to-market while addressing the high-bandwidth requirements for their system designs. With abundant flexibility to suit individual designs, SelectLink technology is capable of providing the following benefits.
The Virtex series offers system designers the high-performance SelectLink technology that can be easily customized using the web-based user-friendly design tool. This enables designers to take advantage of the reduced design cycle and high-performance communication link, delivering a high-bandwidth system design. Click here for more details of the SelectLink design tool. References Related Xilinx Documents
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||