RE: [sv-cc] Need clarification on erratum 62

Francoise and Michael,

Thanks for the clarifications. Just to make this official, can someone
please add to the bug-notes of 62 and 63 that 63 has superseded 63?

BTW, I noticed as I was cleaning up the diagram for 31.10 (Variables) that
"var bit" is a bold object twice in the diagram. Is it OK to make an
editorial font correction and remove the bold from "var bit" in the
"variables" group, and leave just the stand-a-alone "var bit" (with the
vpiIndex transitions) as bold?

Stu
~~~~~~~~~~~~~~~~~~~~~~~~~
Stuart Sutherland
stuart@sutherland-hdl.com
+1-503-692-0898
  

> -----Original Message-----
> From: owner-sv-cc@eda.org [mailto:owner-sv-cc@eda.org] On
> Behalf Of Michael Rohleder
> Sent: Tuesday, January 11, 2005 9:55 AM
> To: Francoise Martinolle
> Cc: stuart@sutherland-hdl.com; sv-cc@eda.org
> Subject: Re: [sv-cc] Need clarification on erratum 62
>
> Agreed.
> I think it was an oversight not to declare errata 62 as a duplicate of
> 63 when we did the most recent modifications here.
>
> -Michael
>
>
> Francoise Martinolle wrote:
>
> > Note 2 of 32.10 should be modified as per errata 62.
> >Errata 62 takes precedence over errata 63. You don't have to
> implement
> >63 because
> >62 provides a much better modification.
> >
> >
> >
> >-----Original Message-----
> >From: owner-sv-cc@eda.org [mailto:owner-sv-cc@eda.org] On Behalf Of
> >Stuart Sutherland
> >Sent: Tuesday, January 11, 2005 11:17 AM
> >To: sv-cc@eda.org
> >Subject: [sv-cc] Need clarification on erratum 62
> >
> >Chas., or someone on the CC committee.
> >
> >I need some clarification on two of the many changes covered
> in Mantis
> >erratum #62:
> >
> >Errata 62 and 301 both change note 2 of 31.10. If I understand
> >correctly,
> >62 completely replaces the changes made by 301. Is this correct?
> >
> >
> >Errata 62 and 63 change note 11 of 3.10 in very different
> ways. Which
> >erratum takes precedence over the other, or should they be
> combined?
> >If combined, then how?
> >
> >A prompt response to these is appreciated.
> >
> >Thanks,
> >
> >Stu
> >~~~~~~~~~~~~~~~~~~~~~~~~~
> >Stuart Sutherland
> >stuart@sutherland-hdl.com
> >+1-503-692-0898
> >
> >
> >
> >
> >
>
>
> --
>
> NOTE: The content of this message may contain personal views
> which are not neccessarily the views of Freescale,
> unless specifically stated.
>
> ___________________________________________________
> | |
> _ | Michael Rohleder Tel: +49-89-92103-259 | _
> / )| Freescale Semiconductor Fax: +49-89-92103-680 |( \
> / / | Freescale Halbleiter Deutschland GmbH | \ \
> _( (_ | _ Schatzbogen 7, D-81829 Munich, Germany _ | _) )_
> (((\ \>|_/ > < \_|</ /)))
> (\\\\ \_/ / mailto:Michael.Rohleder@freescale.com \ \_/ ////)
> \ /_______________________________________________\ /
> \ _/ \_ /
> / / \ \
>
> The information contained in this email has been classified as:
> General Business Information ( )
> Freescale Internal Use Only ( )
> Freescale Confidential Proprietary ( )
>
>
> *** This note may contain Freescale Confidential Proprietary
> or Freescale Internal Use Only Information and is intended to
> be reviewed by only the individual or organization named
> above. If you are not the intended recipient or an authorized
> representative of the intended recipient, you are hereby
> notified that any review, dissemination or copying of this
> email and its attachments, if any, or the information
> contained herein is prohibited. If you have received this
> email in error, please immediately notify the sender by
> return email and delete this email from your system.
> Thank you! ***
>
>
>
>
>
Received on Tue Jan 11 14:25:29 2005