Xilinx Logo  
HomeProductsSupport
                                                        Devices
 
Home : Products : Devices : CPLD Products : XC9500XV
XC9500XV High Performance 2.5V ISP CPLD

  What is a CPLD?
  Why use a CPLD?
  Why Xilinx CPLDs?
  Choosing a Xilinx CPLD
  Designing with CPLDs
  XC9500XV
  XC9500XL
  XC9500
  CoolRunner XPLA3
  Mature XPLA Families

 

The XC9500XV 2.5V CPLD family from Xilinx is based upon an advanced architecture that combines system flexibility and low cost to allow for faster time-to-market and lower manufacturing and support costs. Designed to operate with an internal core voltage of 2.5V, the XC9500XV offers 30% lower power consumption than 3.3V CPLDs, resulting in lower heat dissipation and increased long-term device reliability. The XC9500XV silicon plus the powerful WebPOWERED software offers a valuable logic solution that can't be beat when it comes to cost and ease-of-use.

High Performance Through Advanced Technology

Manufactured on the latest generation 0.25 process, the new XC9500XV CPLDs provide the same advanced architectural features and densities of the 3.3V XC9500XL family, with device offerings of 36-, 72-, 144- and 288-macrocells. High performance version offering pin-to-pin delays as low as 3.5ns and system frequencies as fast as 275 MHz will be available later this year. The 2.5V XC9500XV devices also include optimized support for in-system programming (ISP) through the industry's most extensive IEEE1149.1 JTAG and IEEE 1532 programming capability which helps to streamline the manufacturing, testing and programming of CPLD-based electronic products, including remote field upgrades.

The System Designers' CPLD

The advanced architecture that is employed in the XC9500XV CPLD allows for easy design integration, thus empowering the designer to fully concentrate on this system design, and not so much on chip-level details. The unique features offered in the XC9500XV include a 54-input block fan-in which contributes to the device's superior pin-locking capability, built-in input hysteresis for improved noise margin, bus-hold circuitry for better I/O control, hot-plugging capability to eliminate the need for power sequencing, and local and global clock control to provide maximum flexibility.

 
XC9536XV
XC9572XV
XC95144XV
XC95288XV
Macrocells
36
72
144
288
Max User I/O
34
72
117
192
Fastest tPD (ns)
3.5
4.0
4.0
5.0
Highest Fsys (MHz)
275
250
250
222
Package Options
PC44
PC44
   
   
 
VQ44
VQ44
   
   
   
TQ100
TQ100
  
   
  
   
TQ144
TQ144
     
   
   
    
PQ208
    
CS48
CS48
CS144
CS280
           
FG256

Complete 2.5V Programmable Logic Solutions

Xilinx leads the way into next-generation technologies by offering a complete 2.5V programmable logic solution to our customers, from the 36-macrocell XC9536XV CPLD to the 1 million system gate Virtex XCV1000 FPGA.

 

Back to Top  
  Trademarks and Patents
Legal Information

Privacy Policy
| Home | Products | Support |