Xilinx support.xilinx.com  
Xilinx HomeProductsSupportEducationPurchaseContactSearch
   
  techXclusives
   

 

 

Current techXclusive:

"Using Leftover Multipliers and Block RAM"

(April 23 - May 7)
By Peter Alfke
Dir., Applications Engineering - Xilinx San Jose

 
   
 

 

PREVIOUS techXclusives:

Peter Alfke
Director, Applications Engineering, Xilinx San Jose

Peter Alfke came to the US in 1966, with a German MSEE degree and nine years experience in digital systems and circuit design at LM Ericsson and Litton Industries in Sweden. He has been manager, later director of applications engineering for over 30 years, at Fairchild, Zilog, AMD, and, since 1988, at Xilinx.

He holds thirteen patents, has written many Application Notes, presented at numerous design conferences, and has given many applications-oriented seminars in the US and in Europe. He is an active participant in the best newsgroup for FPGA users, comp.arch.fpga.


"Choices, Choices, and Options"

(October 30-November 13, 2000)

"Printed Circuit Board Considerations"
(January 15-January 28, 2001)

"Using Leftover Multipliers and Block RAM"
(April 23, 2001 - May 7, 2001)

Ken Chapman
Staff Engineer, Core Applications, Xilinx UK


"Saving Costs with the SRL16E" - Part 1

(November 13-27, 2000)
"Saving Costs with the SRL16E" - Part 2
(November 27-December 11, 2000)
"Saving Costs with the SRL16E" - Part 3
(December 11-27, 2000)

"8x12 Does NOT Equal 12x8: Multiplier Construction"
(January 29-February 12, 2001)

Austin Lesea
Principal Engineer, Xilinx San Jose

Austin graduated from UC Berkeley in 1974 and 1975 with his BS EECS in Electromagnetic (E&M) Theory and MS EECS in Communications and Information Theory. He has worked in the telecommunications field for 20 years designing optical, microwave, and copper- based transmission systems. He developed SONET/SDH GPS-based Timing Systems for 12 of those years. At Xilinx, Austin is part of the Virtex™-II IC Design Team.


"Signal Integrity Tips and Tricks"

(December 28, 2000 - January 12, 2001)

"Jitter"
(April 9, 2001 - April 23, 2001)

Andy Miller
Staff Engineer, Xilinx UK

"Colour Space Conversion" - Part 1
(March 12, 2001 - March 26, 2001)

"Colour Space Conversion" - Part 2
(March 26, 2001 - April 9, 2001)