The following documents are a work in progress and represent draft versions of the Verilog-AMS LRM. They are not Accellera approved documents and are subject to change without notice.
Last updated on Sept 15, 2009