Xilinx Synopsys Interface: Top Solutions

---

Hot Solutions

• Solution 2865 FPGA/Design Compiler: How to instantiate LogiBLOX in the Synopsys VHDL or Verilog Flow
• Solution 2311 Common issues/solutions re-compiling the M1.3 XSI simulation libraries
• Solution 3099 How to use the PCI LogiCORE v2.0 with the Synopsys Verilog Flow
• Solution 3103 How to use the PCI LogiCORE v2.0 with the Synopsys VHDL Flow
• Solution 3993 What to do when insert_pads fails or compile reports that a buffer is needed

Most Requested Solutions

• Solution 488 How to instantiate BSCAN in the 4k/5k in Verilog/VHDL in Synopsys
• Solution 1166 M1.3.7 and XSI 5.2.1 Libraries Analyzed for Synopsys 3.3b(XACT XSI only), 3.4a(XACT XSI only),3.4b, 3.5a, 1997.01, and 1997.08
• Solution 1189 Analyzing the Synopsys Designware and Simulation Libraries
• Solution 1458 How to get a listing of all library cell names in a XSI Library
• Solution 1459 How to get the pin order of a XSI library cell