HierarchyFilesModulesSignalsTasksFunctionsHelp

/******************************************************************************/ 
/*                                                                            */ 
/* Copyright (c) 1999 Sun Microsystems, Inc. All rights reserved.             */ 
/*                                                                            */ 
/* The contents of this file are subject to the current version of the Sun    */ 
/* Community Source License, microSPARCII ("the License"). You may not use    */ 
/* this file except in compliance with the License.  You may obtain a copy    */ 
/* of the License by searching for "Sun Community Source License" on the      */ 
/* World Wide Web at http://www.sun.com. See the License for the rights,      */ 
/* obligations, and limitations governing use of the contents of this file.   */ 
/*                                                                            */ 
/* Sun Microsystems, Inc. has intellectual property rights relating to the    */ 
/* technology embodied in these files. In particular, and without limitation, */ 
/* these intellectual property rights may include one or more U.S. patents,   */ 
/* foreign patents, or pending applications.                                  */ 
/*                                                                            */ 
/* Sun, Sun Microsystems, the Sun logo, all Sun-based trademarks and logos,   */ 
/* Solaris, Java and all Java-based trademarks and logos are trademarks or    */ 
/* registered trademarks of Sun Microsystems, Inc. in the United States and   */ 
/* other countries. microSPARC is a trademark or registered trademark of      */ 
/* SPARC International, Inc. All SPARC trademarks are used under license and  */ 
/* are trademarks or registered trademarks of SPARC International, Inc. in    */ 
/* the United States and other countries. Products bearing SPARC trademarks   */ 
/* are based upon an architecture developed by Sun Microsystems, Inc.         */ 
/*                                                                            */ 
/******************************************************************************/ 
/***************************************************************************
****************************************************************************
***
***  Program File:  @(#)wim.v
***
***
****************************************************************************
****************************************************************************/
// @(#)wim.v	1.3 4/8/92
// wim.v
//------------------------------------------------------------------------------
/*
	module describing the WIM register
*/


[Up: Mexec wim_mod]
module Mwim (wimm,
	result,
	hld_wim,
	ss_clock, hold);

// OUTPUTS

output [7:0] wimm;		// master latched wim

// INPUTS

input [7:0] result;		// least significant 7 bits of result reg.
// input reset;

// CONTROL

input hld_wim;			// WIM clock hold

// SCAN MODE

//input tpc_scan;			// shift_in in scan mode (from TPC)
//output wim_scan;		// shift_out in scan mode (to Y reg)

// MISC		

input ss_clock;			// main clock
input hold;
// input scan_mode;

	wire [7:0] wim_in = result[7:0];

	wire [7:0] wimm;
	Mflipflop_8 wim_master_8( wimm, wim_in, ss_clock, 		(hold | hld_wim)) ;
	
endmodule
HierarchyFilesModulesSignalsTasksFunctionsHelp

This page: Created:Thu Aug 19 12:03:22 1999
From: ../../../sparc_v8/ssparc/iu/Mexec/rtl/wim.v

Verilog converted to html by v2html 5.0 (written by Costas Calamvokis).Help