| Prev Page | Hierarchy | Files | Modules | Signals | Tasks | Functions | Help |
| A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W | X | Y | Z | _ |
| W |
| Connects down to: | fj_dff_e:g1:d |
| Connects down to: | fj_dff_e:g4:d |
| Connects down to: | fj_dff_e_muxscan:g8:d |
| Connects down to: | fj_dff_e_muxscan:g4:d |
| Connects down to: | fj_dff_e_muxscan:g1:d |
| Connects down to: | fj_dff_e_muxscan:g5:d |
| Connects down to: | fj_dff_e_muxscan:g4:d |
| Connects down to: | fj_dff_e_muxscan:g1:d |
| Connects down to: | fj_dff_e_muxscan:g5:d |
| Connects down to: | MUX21:m:A , MUX21:m01:Z |
| Connects down to: | fj_dff_e_muxscan:g17:d |
| Connects down to: | UDP_MUX21:udp_mux:O_ |
| Connects down to: | fj_dff_ecs:g2:c |
| Connects down to: | MUX21:m:B , MUX21:m23:Z |
| Connects down to: | fj_dff_ecs:g2:s |
| Connects down to: | fj_dff_e_muxscan:g26:d |
| Connects down to: | fj_dff_es_muxscan:g3:s |
| Connects down to: | fj_dff_e_muxscan:g35:d |
| Connects down to: | ME_NMUX2B:swrb3:z , ME_NAND2_B:sweb:a |
| Connects up to: | rl_dc_cntl:writebuffer:wb0_hold_lo |
| Connects down to: | MflipflopR_36:wr_buf_reg_0_36:enable_l |
| Connects up to: | mmu:MMU_dp:wb0_hold_lo |
| Connects down to: | dp_mmu:MMU_dp:wb0_hold_lo |
| Connects up to: | ssparc_core:ssparc_mmu:wb0_hold_lo |
| Connects down to: | rl_dc_cntl:dc_cntl:wb0_hold_lo |
| Connects up to: | ssparc_core:cc:wb0_hold_lo |
| Connects down to: | writebuffer:writebuffer:wb0_hold_hi |
| Connects up to: | rl_cc:dc_cntl:wb0_hold_lo |
| Connects down to: | mmu:ssparc_mmu:wb0_hold_lo , rl_cc:cc:wb0_hold_lo |
| Connects up to: | rl_dc_cntl:writebuffer:wb1_hold_lo |
| Connects down to: | MflipflopR_36:wr_buf_reg_1_36:enable_l |
| Connects up to: | mmu:MMU_dp:wb1_hold_lo |
| Connects down to: | dp_mmu:MMU_dp:wb1_hold_lo |
| Connects up to: | ssparc_core:ssparc_mmu:wb1_hold_lo |
| Connects down to: | rl_dc_cntl:dc_cntl:wb1_hold_lo |
| Connects up to: | ssparc_core:cc:wb1_hold_lo |
| Connects down to: | writebuffer:writebuffer:wb1_hold_hi |
| Connects up to: | rl_cc:dc_cntl:wb1_hold_lo |
| Connects down to: | mmu:ssparc_mmu:wb1_hold_lo , rl_cc:cc:wb1_hold_lo |
| Connects up to: | rl_dc_cntl:writebuffer:wb2_hold_lo |
| Connects down to: | MflipflopR_36:wr_buf_reg_2_36:enable_l |
| Connects up to: | mmu:MMU_dp:wb2_hold_lo |
| Connects down to: | dp_mmu:MMU_dp:wb2_hold_lo |
| Connects up to: | ssparc_core:ssparc_mmu:wb2_hold_lo |
| Connects down to: | rl_dc_cntl:dc_cntl:wb2_hold_lo |
| Connects up to: | ssparc_core:cc:wb2_hold_lo |
| Connects down to: | writebuffer:writebuffer:wb2_hold_hi |
| Connects up to: | rl_cc:dc_cntl:wb2_hold_lo |
| Connects down to: | mmu:ssparc_mmu:wb2_hold_lo , rl_cc:cc:wb2_hold_lo |
| Connects up to: | rl_dc_cntl:writebuffer:wb3_hold_lo |
| Connects down to: | MflipflopR_36:wr_buf_reg_3_36:enable_l |
| Connects up to: | mmu:MMU_dp:wb3_hold_lo |
| Connects down to: | dp_mmu:MMU_dp:wb3_hold_lo |
| Connects up to: | ssparc_core:ssparc_mmu:wb3_hold_lo |
| Connects down to: | rl_dc_cntl:dc_cntl:wb3_hold_lo |
| Connects up to: | ssparc_core:cc:wb3_hold_lo |
| Connects down to: | writebuffer:writebuffer:wb3_hold_hi |
| Connects up to: | rl_cc:dc_cntl:wb3_hold_lo |
| Connects down to: | mmu:ssparc_mmu:wb3_hold_lo , rl_cc:cc:wb3_hold_lo |
| Connects up to: | fpc_ctl:fhold1:wbq0_fhold |
| Connects down to: | fhold_ctl:fhold1:wbq0_fhold , qcore_ctl:qctl1:wbq0_fhold |
| Connects up to: | fpc_ctl:qctl1:wbq0_fhold |
| Connects down to: | Mflipflop_r:wb_sel_ff:out |
| Connects down to: | Mflipflop_mux2_h_32:write_buffer_1_lo:select |
| Connects down to: | Mflipflop_32:write_buffer_0_lo:out , Mflipflop_32:write_buffer_0_hi:out , Mflipflop_mux2_h_32:write_buffer_1_lo:in1 , Mflipflop_mux2_h_32:write_buffer_1_hi:in1 |
| Connects down to: | MflipflopR:wb_0_vb:in , JNAND4C:wb_0_vin_gate5:O |
| Connects down to: | ANAND5C:wb_0_vin_gate1:O , JNAND4C:wb_0_vin_gate5:A1 |
| Connects down to: | ANAND5C:wb_0_vin_gate2:O , JNAND4C:wb_0_vin_gate5:A2 |
| Connects down to: | ANAND5C:wb_0_vin_gate3:O , JNAND4C:wb_0_vin_gate5:A3 |
| Connects down to: | ANAND5C:wb_0_vin_gate4:O , JNAND4C:wb_0_vin_gate5:A4 |
| Connects down to: | ANAND5C:wb_0_vin_gate1:A1 , ANAND5C:wb_0_vin_gate2:A1 , ANAND5C:wb_0_vin_gate3:A1 , ANAND5C:wb_0_vin_gate4:A1 |
| Connects down to: | Mflipflop_mux2_h_32:write_buffer_2_lo:select |
| Connects down to: | Mflipflop_mux2_h_32:write_buffer_1_lo:out , Mflipflop_mux2_h_32:write_buffer_1_hi:out , Mflipflop_mux2_h_32:write_buffer_2_lo:in1 , Mflipflop_mux2_h_32:write_buffer_2_hi:in1 |
| Connects up to: | mmu:MMU_dp:wb_1_sel |
| Connects down to: | dp_mmu:MMU_dp:wb_1_sel |
| Connects up to: | ssparc_core:ssparc_mmu:wb_1_sel |
| Connects down to: | rl_dc_cntl:dc_cntl:wb_1_sel |
| Connects up to: | ssparc_core:cc:wb_1_sel |
| Connects down to: | writebuffer:writebuffer:wb_1_sel_lo |
| Connects up to: | rl_cc:dc_cntl:wb_1_sel |
| Connects down to: | mmu:ssparc_mmu:wb_1_sel , rl_cc:cc:wb_1_sel |
| Connects up to: | rl_dc_cntl:writebuffer:wb_1_sel |
| Connects down to: | MflipflopR:wb_1_vb:in , ANAND5C:wb_1_vin_gate6:O |
| Connects down to: | JNAND3B:wb_1_vin_gate1:O , ANAND5C:wb_1_vin_gate6:A1 |
| Connects down to: | ANAND5C:wb_1_vin_gate2:O , ANAND5C:wb_1_vin_gate6:A2 |
| Connects down to: | ANAND5C:wb_1_vin_gate3:O , ANAND5C:wb_1_vin_gate6:A3 |
| Connects down to: | ANAND5C:wb_1_vin_gate4:O , ANAND5C:wb_1_vin_gate6:A4 |
| Connects down to: | ANAND5C:wb_1_vin_gate5:O , ANAND5C:wb_1_vin_gate6:A5 |
| Connects down to: | JNAND3B:wb_1_vin_gate1:A1 , ANAND5C:wb_1_vin_gate2:A1 , ANAND5C:wb_1_vin_gate3:A1 , ANAND5C:wb_1_vin_gate4:A1 , ANAND5C:wb_1_vin_gate5:A1 |
| Connects down to: | Mflipflop_mux2_h_32:write_buffer_3_lo:select |
| Connects down to: | Mflipflop_mux2_h_32:write_buffer_2_lo:out , Mflipflop_mux2_h_32:write_buffer_2_hi:out , Mflipflop_mux2_h_32:write_buffer_3_lo:in1 , Mflipflop_mux2_h_32:write_buffer_3_hi:in1 |
| Connects up to: | mmu:MMU_dp:wb_2_sel |
| Connects down to: | dp_mmu:MMU_dp:wb_2_sel |
| Connects up to: | ssparc_core:ssparc_mmu:wb_2_sel |
| Connects down to: | rl_dc_cntl:dc_cntl:wb_2_sel |
| Connects up to: | ssparc_core:cc:wb_2_sel |
| Connects down to: | writebuffer:writebuffer:wb_2_sel_lo |
| Connects up to: | rl_cc:dc_cntl:wb_2_sel |
| Connects down to: | mmu:ssparc_mmu:wb_2_sel , rl_cc:cc:wb_2_sel |
| Connects up to: | rl_dc_cntl:writebuffer:wb_2_sel |
| Connects down to: | MflipflopR:wb_2_vb:in , ANAND5C:wb_2_vin_gate6:O |
| Connects down to: | JNAND3B:wb_2_vin_gate1:O , ANAND5C:wb_2_vin_gate6:A1 |
| Connects down to: | ANAND5C:wb_2_vin_gate2:O , ANAND5C:wb_2_vin_gate6:A2 |
| Connects down to: | ANAND5C:wb_2_vin_gate3:O , ANAND5C:wb_2_vin_gate6:A3 |
| Connects down to: | ANAND5C:wb_2_vin_gate4:O , ANAND5C:wb_2_vin_gate6:A4 |
| Connects down to: | ANAND5C:wb_2_vin_gate5:O , ANAND5C:wb_2_vin_gate6:A5 |
| Connects down to: | JNAND3B:wb_2_vin_gate1:A1 , ANAND5C:wb_2_vin_gate2:A1 , ANAND5C:wb_2_vin_gate3:A1 , ANAND5C:wb_2_vin_gate4:A1 , ANAND5C:wb_2_vin_gate5:A1 |
| Connects up to: | mmu:MMU_dp:wb_3_asi |
| Connects down to: | m_mmu_cntl:MMU_cntl:wb_3_asi , dp_mmu:MMU_dp:wb_3_asi |
| Connects down to: | rl_mmu_lgc:mmu_lgc:wb_3_asi |
| Connects up to: | mmu:MMU_cntl:wb_3_asi |
| Connects up to: | m_mmu_cntl:asi_cntl:wb_3_asi_buf |
| Connects down to: | JBUFDA:slow_buf1:A , JBUFDA:slow_buf0:A |
| Connects up to: | m_mmu_cntl:mmu_lgc:wb_3_asi |
| Connects down to: | rl_mmu_lgc:mmu_lgc:wb_3_asi_buf , rl_asi_cntl:asi_cntl:wb_3_asi |
| Connects down to: | JBUFDA:slow_buf1:O , JBUFDA:slow_buf0:O |
| Connects up to: | m_mmu_cntl:mmu_lgc:wb_3_asi_buf |
| Connects down to: | Mflipflop_mux2_h_32:write_buffer_3_lo:out , Mflipflop_mux2_h_32:write_buffer_3_hi:out |
| Connects up to: | mmu:MMU_dp:wb_3_sel |
| Connects down to: | dp_mmu:MMU_dp:wb_3_sel |
| Connects up to: | ssparc_core:ssparc_mmu:wb_3_sel |
| Connects down to: | rl_dc_cntl:dc_cntl:wb_3_sel |
| Connects up to: | ssparc_core:cc:wb_3_sel |
| Connects down to: | writebuffer:writebuffer:wb_3_sel_lo |
| Connects up to: | rl_cc:dc_cntl:wb_3_sel |
| Connects down to: | mmu:ssparc_mmu:wb_3_sel , rl_cc:cc:wb_3_sel |
| Connects up to: | rl_dc_cntl:writebuffer:wb_3_sel |
| Connects up to: | mmu:MMU_dp:wb_3_size |
| Connects down to: | m_mmu_cntl:MMU_cntl:wb_3_size , dp_mmu:MMU_dp:wb_3_size |
| Connects down to: | rl_mmu_lgc:mmu_lgc:wb_3_size |
| Connects up to: | mmu:MMU_cntl:wb_3_size |
| Connects up to: | m_mmu_cntl:mmu_lgc:wb_3_size |
| Connects down to: | MflipflopR:wb_3_vb:in , ANAND5C:wb_3_vin_gate6:O |
| Connects down to: | JNAND3B:wb_3_vin_gate1:O , ANAND5C:wb_3_vin_gate6:A1 |
| Connects down to: | ANAND5C:wb_3_vin_gate2:O , ANAND5C:wb_3_vin_gate6:A2 |
| Connects down to: | JNAND4C:wb_3_vin_gate3:O , ANAND5C:wb_3_vin_gate6:A3 |
| Connects down to: | ANAND5C:wb_3_vin_gate4:O , ANAND5C:wb_3_vin_gate6:A4 |
| Connects down to: | JNAND4C:wb_3_vin_gate5:O , ANAND5C:wb_3_vin_gate6:A5 |
| Connects down to: | JNAND3B:wb_3_vin_gate1:A1 , ANAND5C:wb_3_vin_gate2:A1 , JNAND4C:wb_3_vin_gate3:A1 , ANAND5C:wb_3_vin_gate4:A1 , JNAND4C:wb_3_vin_gate5:A1 |
| Connects down to: | MflipflopR:wb_3_vb:out , ANAND5C:wb_2_vin_gate3:A4 , ANAND5C:wb_2_vin_gate5:A4 , ANAND5C:wb_3_vin_gate2:A4 , ANAND5C:wb_3_vin_gate4:A4 |
| Connects down to: | store_aligner:store_aligner:wb_dout , writebuffer:writebuffer:din |
| Connects up to: | rl_dc_cntl:store_aligner:wb_dout |
| Connects down to: | rl_mmu_lgc:mmu_lgc:wb_empty , rl_par_cntl:par_cntl:wb_empty |
| Connects down to: | rl_dc_sm:rl_dc_sm:wb_empty , writebuffer:writebuffer:wb_empty |
| Connects up to: | rl_dc_cntl:rl_dc_sm:wb_empty |
| Connects down to: | Mflipflop_r_1:wb_empty_ff_1:out |
| Connects up to: | m_mmu_cntl:mmu_lgc:wb_empty |
| Connects up to: | m_mmu_cntl:par_cntl:wb_empty |
| Connects up to: | rl_dc_cntl:writebuffer:wb_empty |
| Connects down to: | Mflipflop_r_1:wb_empty_ff_1:din |
| Connects down to: | rl_marb_sm:marb_sm:wb_err , rl_mmu_regs:mmu_regs:wb_err |
| Connects up to: | m_mmu_cntl:marb_sm:wb_err |
| Connects up to: | m_mmu_cntl:mmu_regs:wb_err |
| Connects down to: | writebuffer:writebuffer:wb_full |
| Connects up to: | rl_dc_cntl:writebuffer:wb_full |
| Connects down to: | tri_regen_32:wb_tri32_wbstben1:in |
| Connects down to: | m_mmu_cntl:MMU_cntl:wb_valid |
| Connects up to: | ssparc_core:ssparc_mmu:wb_valid |
| Connects down to: | rl_mmu_lgc:mmu_lgc:wb_valid |
| Connects up to: | mmu:MMU_cntl:wb_valid |
| Connects down to: | rl_dc_cntl:dc_cntl:wb_valid |
| Connects up to: | ssparc_core:cc:wb_valid |
| Connects down to: | writebuffer:writebuffer:wb_valid |
| Connects up to: | rl_cc:dc_cntl:wb_valid |
| Connects down to: | Mflipflop_r_2:wb_vaild_ff_2:din |
| Connects up to: | m_mmu_cntl:mmu_lgc:wb_valid |
| Connects down to: | mmu:ssparc_mmu:wb_valid , rl_cc:cc:wb_valid |
| Connects up to: | rl_dc_cntl:writebuffer:wb_valid |
| Connects down to: | rl_mmu_lgc:mmu_lgc:wb_valid_t , rl_par_cntl:par_cntl:wb_valid_t , rl_asi_cntl:asi_cntl:wb_valid_t |
| Connects up to: | m_mmu_cntl:asi_cntl:wb_valid_t |
| Connects up to: | m_mmu_cntl:mmu_lgc:wb_valid_t |
| Connects up to: | m_mmu_cntl:par_cntl:wb_valid_t |
| Connects down to: | rl_marb_sm:marb_sm:wb_valid_x , rl_mmu_lgc:mmu_lgc:wb_valid_x , rl_par_cntl:par_cntl:wb_valid_x , rl_asi_cntl:asi_cntl:wb_valid_x |
| Connects up to: | m_mmu_cntl:asi_cntl:wb_valid_x |
| Connects up to: | m_mmu_cntl:marb_sm:wb_valid_x |
| Connects down to: | Mflipflop_r_1:wb_vaild_x_ff_1:out |
| Connects up to: | m_mmu_cntl:mmu_lgc:wb_valid_x |
| Connects up to: | m_mmu_cntl:mmu_regs:wb_valid_x_reg |
| Connects up to: | m_mmu_cntl:par_cntl:wb_valid_x |
| Connects down to: | Mflipflop_r_1:wb_vaild_x_ff_1:din , Mflipflop_r_1:wb_vaild_x_reg_1:din |
| Connects down to: | rl_mmu_lgc:mmu_lgc:wb_valid_x_reg , rl_mmu_regs:mmu_regs:wb_valid_x |
| Connects down to: | Mflipflop_r_1:wb_vaild_x_reg_1:out |
| Connects up to: | m_mmu_cntl:mmu_lgc:wb_valid_x_reg |
| Connects down to: | f_afx_slave:f_afx_slave:pci_wcount , pci_core:PCI_CORE:wcount1 |
| Connects down to: | Mflipflop_3:wcwp_reg_3:out |
| Connects up to: | Mpsr:cwp_mod:wcwp |
| Connects down to: | Mspecial_reg_control:special_reg_control:wcwp |
| Connects up to: | Miuchip:decode:wcwp |
| Connects down to: | Mpsr:psr_mod:wcwp |
| Connects up to: | Miuchip:exec:wcwp |
| Connects down to: | Mdecode:decode:wcwp , Mexec:exec:wcwp |
| Connects down to: | Mcwp:cwp_mod:wcwp |
| Connects up to: | Mexec:psr_mod:wcwp |
| Connects up to: | Mdecode:special_reg_control:wcwp |
| Connects up to: | Mpsr:cwp_mod:wcwpm1 |
| Connects down to: | Mspecial_reg_control:special_reg_control:wcwpm1 |
| Connects up to: | Miuchip:decode:wcwpm1 |
| Connects down to: | Mpsr:psr_mod:wcwpm1 |
| Connects up to: | Miuchip:exec:wcwpm1 |
| Connects down to: | Mdecode:decode:wcwpm1 , Mexec:exec:wcwpm1 |
| Connects down to: | Mcwp:cwp_mod:wcwpm1 |
| Connects up to: | Mexec:psr_mod:wcwpm1 |
| Connects up to: | Mdecode:special_reg_control:wcwpm1 |
| Connects down to: | Mflipflop_3:wcwp_reg_3:din |
| Connects up to: | IOTLB:IOTLB_ram:ram_write |
| Connects up to: | S_TLB:TLB_ram:ram_write |
| Connects up to: | Mregfile:rf_ram:rf_we_r_p |
| Connects up to: | fp_rf:fp_regfile:inreg_we |
| Connects up to: | fp_rf:fp_regfile:inreg_we |
| Connects down to: | S_sr_ff:ffsr_wensrff:dis |
| Connects down to: | S_sr_ff:ffsr_wensrff:en |
| Connects down to: | dcache_ram:dram:bw |
| Connects down to: | icache_ram:iram:bw |
| Connects up to: | Msystem:flashProm:rom_we_l |
| Connects up to: | EDO_DRAM:simm0:EDO_mwe_l , EDO_DRAM:simm1:EDO_mwe_l , EDO_DRAM:simm2:EDO_mwe_l , EDO_DRAM:simm3:EDO_mwe_l |
| Connects down to: | dtag_ram:dtram:bw |
| Connects down to: | itag_ram:itram:bw |
| Connects down to: | dtag_ram:dtram:bw , dtag_ram:dtram:bw |
| Connects down to: | itag_ram:itram:bw , itag_ram:itram:bw |
| Connects up to: | Mtrap_control:trapcode_mod:wfpe |