CPLD Applications 

---

XC9500XL XC9500 CoolRunner Tutorials

Configuration Solutions Programmer Solutions XCELL Articles

XC9500XL

Application Notes	Ver.	Date	Size
XAPP144: Designing CPLD Multi-voltage Systems	1.1	02/00	60 KB
XAPP141: In-System Programming Times for XC9500XL	1.0	4/99	18 KB
XAPP115: Planning for High Speed XC9500XL Designs	1.0	9/98	110 KB
XAPP114: Understanding XC9500XL CPLD Power	1.1	1/99	90 KB
XAPP112: Designing With XC9500XL CPLDs	1.1	1/99	160 KB
XAPP111: Using the XC9500XL Timing Model	1.2	1/99	100 KB
Application Brief	Ver.	Date	Size
XBRF017: XC9500XL Versus MAX 7000A Architecture Comparison	1.1	9/98	60 KB

---

XC9500

Application Notes	Ver.	Date	Size
XAPP137: Configuring Virtex FPGAs from Parallel EPROMs with a CPLD	1.0	3/99	90 KB
XAPP113: Faster Erase Times for XC95216 and XC95108 Devices on HP 3070 Series Testers	1.0	7/98	30 KB
XAPP110: XC9500 CPLD Power Sequencing	1.0	1/98	30 KB
XAPP109: Hints, Tips and Tricks for using XABEL with Xilinx M1.5 Design and Implementation Tools	2.0	10/98	80 KB
XAPP105: A CPLD VHDL Introduction	1.0	1/98	60 KB
XAPP104: A Quick JTAG ISP Checklist	1.1	1/99	20 KB
XAPP103: The Tagalyzer - A JTAG Boundary Scan Debug Tool	1.0	1/98	130 KB
XAPP102: XC9500 Remote Field Upgrade Associated PC and UNIX design files	1.0	1/98	80 KB
XAPP078: XC9536 ISP Demo Board Johnson Shift Counter VHDL Code Johnson Shift Counter ABEL Code VHDL Design Files	1.0	4/97	41 KB
XAPP077: Metastability Considerations	1.0	1/97	23 KB
XAPP076: Embedded Instrumentation Using XC9500 CPLDs	1.0	1/97	39 KB
XAPP075: Using ABEL with Xilinx CPLDs	1.0	1/97	53 KB
XAPP074: Pin Preassigning with XC9500 CPLDs	1.3	6/98	50 KB
XAPP073: Designing with XC9500 CPLDs	1.3	1/98	70 KB
XAPP071: Using the XC9500 Timing Model	1.0	1/97	47 KB
XAPP070: Using In-System Programmability in Boundary-Scan Systems	1.1	7/97	42 KB
XAPP069: Using the XC9500 JTAG Boundary-Scan Interface	2.0	2/98	122 KB
XAPP068: In-System Programming Times	1.2	4/98	13 KB
XAPP067: Using Serial Vector Format Files to Program XC9500 Devices In-System on Automatic Test Equipment and Third Party Tools	1.1	7/97	40 KB
XAPP058: Xilinx In-System Programming Using an Embedded Microcontroller Associated files are available for PC, Solaris, and HP(files updated 6/99)	2.0	6/99	300 KB
Application Brief
XBRF009: XC9500 Pin-Locking Capability and Benchmarks	1.3	1/97	47 KB

---

CoolRunner

Application Notes	Ver.	Date	Size
XAPP334: Utilizing XPLA3 Universal Control Terms	1.0	1/00	60 KB
XAPP333: CoolRunner XPLA3 I2C Bus Controller Implementation	1.0	1/00	190 KB
XAPP332: PinLocking in CoolRunner XPLA3 CPLDs	1.0	1/00	80 KB
XAPP328: Design of a MP3 Portable Player using a CoolRunner CPLD	1.1	12/99	450 KB
XAPP327: Fitting Designs Efficiently Into CoolRunner CPLDs	1.0	11/99	260 KB
XAPP316: Xilinx Project Navigator XST - XPLA Professional Design  Flow for CoolRunner CPLDs	1.0	9/99	170 KB
XAPP315: Implementing an I2C Bus Controller in a CoolRunnerTM CPLD Associated VHDL design files	1.0	10/99	150KB
XAPP313: Achieving High Performance in a CoolRunnerTM XCR3960	1.0	10/99	160KB
XAPP312: Differences In ABEL and PHDL	1.0	10/99	60 KB
XAPP311: Five Volt Tolerance and PCI	1.1	2/00	70 KB
XAPP310: Power Up Reset Characteristics of CoolRunner CPLDs	1.1	2/00	30 KB
XAPP307: Terminating Unused I/O Pins in Xilinx XPLA1 and XPLA2 CoolRunner CPLDs	1.1	2/00	30 KB
XAPP302: Metastability Characteristics for CoolRunner CPLDs	1.1	2/00	40 KB
XAPP300: In-System programming (ISP)		4/97	80 KB
White Paper
CoolRunner XPLA3 Architecture Overview	1.0	1/00	200 KB
The XPLATM Architecture			120 KB
Other Links
Users Manual for XPLA Professional
Schematic Capture Library

Tutorials 

Title	Size
Exemplar/ModelSim Tutorial for CPLDs	300 KB
Mentor Schematic Design Tutorial	1 MB
OrCAD/ModelSim Tutorial for CPLDs	200 KB
Synopsys Design Compiler/FPGA Compiler/ModelSim Tutorial for CPLDs	200 KB
Synplify/ModelSim Tutorial for CPLDs	200 KB
Workstation Flow for Xilinx CoolRunner CPLDs	50 KB
Download associated PC design files for VHDL and Verilog

---

XCELL Articles

Title	Issue
CPLD ChipViewer-Graphical Design Control Made Simple	Q4'99
Xilinx Introduces - New High-Speed Download Cable	Q4'99
What's New in v2.1i for XC9500 CPLDs?	Q4'99
Xilinx at Work in Digital Modems	Q4'99
Software Selection Guide	Q4'99
FPGA/CPLD Selection Guide	Q4'99
Xilinx Acquires CoolRunner Line of CPLDs	Q3'99
WebFITTER - Now Better Than Ever	Q3'99
New WebPACK - Packs a CPLD Punch	Q3'99
Advanced Chip Scale & BGA Packaging	Q3'99
FPGA/CPLD Device Selection	Q3'99
Software Selection Guide	Q3'99